Siyoung Choi, B. Yoo, Jae-Hak Kim, Seungwook Choi, Hyeon-deok Lee, Ho-Kyu Kang, Yong Park, Jongwoo Park, Moonyong Lee
{"title":"金属位线共接触集成技术在0.17 /spl mu/m-DRAM和逻辑器件中合并DRAM","authors":"Siyoung Choi, B. Yoo, Jae-Hak Kim, Seungwook Choi, Hyeon-deok Lee, Ho-Kyu Kang, Yong Park, Jongwoo Park, Moonyong Lee","doi":"10.1109/IITC.1999.787101","DOIUrl":null,"url":null,"abstract":"The metal bit-line common contact (MBCC) process has been successfully integrated in 0.17 /spl mu/m DRAM and in merged DRAM in logic devices. By introducing in-situ i-PVD Ti-TiN on W-plug MBCC, reliable electrical performance, P/sup +/ R/sub c/<1000 /spl Omega//cnt and N/sup +/ R/sub c/<500 /spl Omega//cnt without leakage, and process stability are achieved after thermal treatment at 750/spl deg/C for 100 min.","PeriodicalId":319568,"journal":{"name":"Proceedings of the IEEE 1999 International Interconnect Technology Conference (Cat. No.99EX247)","volume":"23 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1999-05-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Metal bit-line common contact integration technology in 0.17 /spl mu/m-DRAM and merged DRAM in logic devices\",\"authors\":\"Siyoung Choi, B. Yoo, Jae-Hak Kim, Seungwook Choi, Hyeon-deok Lee, Ho-Kyu Kang, Yong Park, Jongwoo Park, Moonyong Lee\",\"doi\":\"10.1109/IITC.1999.787101\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The metal bit-line common contact (MBCC) process has been successfully integrated in 0.17 /spl mu/m DRAM and in merged DRAM in logic devices. By introducing in-situ i-PVD Ti-TiN on W-plug MBCC, reliable electrical performance, P/sup +/ R/sub c/<1000 /spl Omega//cnt and N/sup +/ R/sub c/<500 /spl Omega//cnt without leakage, and process stability are achieved after thermal treatment at 750/spl deg/C for 100 min.\",\"PeriodicalId\":319568,\"journal\":{\"name\":\"Proceedings of the IEEE 1999 International Interconnect Technology Conference (Cat. No.99EX247)\",\"volume\":\"23 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1999-05-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the IEEE 1999 International Interconnect Technology Conference (Cat. No.99EX247)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IITC.1999.787101\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the IEEE 1999 International Interconnect Technology Conference (Cat. No.99EX247)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IITC.1999.787101","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Metal bit-line common contact integration technology in 0.17 /spl mu/m-DRAM and merged DRAM in logic devices
The metal bit-line common contact (MBCC) process has been successfully integrated in 0.17 /spl mu/m DRAM and in merged DRAM in logic devices. By introducing in-situ i-PVD Ti-TiN on W-plug MBCC, reliable electrical performance, P/sup +/ R/sub c/<1000 /spl Omega//cnt and N/sup +/ R/sub c/<500 /spl Omega//cnt without leakage, and process stability are achieved after thermal treatment at 750/spl deg/C for 100 min.