带有片上传输线的时钟分配网络

Proceedings of the IEEE 2000 International Interconnect Technology Conference (Cat. No.00EX407) Pub Date : 2000-06-05 DOI:10.1109/IITC.2000.854080

Masayuki Mizuno, Kenichiro, Yoshikazu Sumi, Muneo Fukaishi, Hitoshi Wakabayashi, Tohru Mogami, Tadahiko Horiuchi, Masakazu Yamashina

{"title":"带有片上传输线的时钟分配网络","authors":"Masayuki Mizuno, Kenichiro, Yoshikazu Sumi, Muneo Fukaishi, Hitoshi Wakabayashi, Tohru Mogami, Tadahiko Horiuchi, Masakazu Yamashina","doi":"10.1109/IITC.2000.854080","DOIUrl":null,"url":null,"abstract":"Today's fabrication process scaling enables on-chip lossy transmission lines to be used for long interconnects and high-speed clocking. Advantages and design tradeoffs of on-chip transmission lines are discussed and a 100-mm/sup 2/ 5-GHz clocking chip using on-chip transmission lines is introduced.","PeriodicalId":287825,"journal":{"name":"Proceedings of the IEEE 2000 International Interconnect Technology Conference (Cat. No.00EX407)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-06-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"13","resultStr":"{\"title\":\"Clock distribution networks with on-chip transmission lines\",\"authors\":\"Masayuki Mizuno, Kenichiro, Yoshikazu Sumi, Muneo Fukaishi, Hitoshi Wakabayashi, Tohru Mogami, Tadahiko Horiuchi, Masakazu Yamashina\",\"doi\":\"10.1109/IITC.2000.854080\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Today's fabrication process scaling enables on-chip lossy transmission lines to be used for long interconnects and high-speed clocking. Advantages and design tradeoffs of on-chip transmission lines are discussed and a 100-mm/sup 2/ 5-GHz clocking chip using on-chip transmission lines is introduced.\",\"PeriodicalId\":287825,\"journal\":{\"name\":\"Proceedings of the IEEE 2000 International Interconnect Technology Conference (Cat. No.00EX407)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2000-06-05\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"13\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the IEEE 2000 International Interconnect Technology Conference (Cat. No.00EX407)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IITC.2000.854080\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the IEEE 2000 International Interconnect Technology Conference (Cat. No.00EX407)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IITC.2000.854080","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 13

摘要

今天的制造工艺缩放使片上损耗传输线用于长互连和高速时钟。讨论了片上传输线的优点和设计权衡，并介绍了一种采用片上传输线的100mm /sup 2/ 5ghz时钟芯片。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Clock distribution networks with on-chip transmission lines

Today's fabrication process scaling enables on-chip lossy transmission lines to be used for long interconnects and high-speed clocking. Advantages and design tradeoffs of on-chip transmission lines are discussed and a 100-mm/sup 2/ 5-GHz clocking chip using on-chip transmission lines is introduced.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings of the IEEE 2000 International Interconnect Technology Conference (Cat. No.00EX407)

自引率

0.00%

发文量