C. Cavaco, Konstantinos Chatzinis, Bert van Lijnschoten, S. Guerrieri
{"title":"5个金属层的200 MM CMOS晶圆的Cu-SiN和Cu-SiOx直接键合:形态学、电学和可靠性表征","authors":"C. Cavaco, Konstantinos Chatzinis, Bert van Lijnschoten, S. Guerrieri","doi":"10.1109/EPTC.2018.8654300","DOIUrl":null,"url":null,"abstract":"In this paper is reported for the first-time wafer level electrical data on 200 mm wafer to wafer hybrid copper to dielectric bonding at low temperature, using SiN as the dielectric material. In this work was used up to five metal levels per wafer. SiN is here investigated for its feasibility to replace SiOx or SiCN in the hybrid bonding. Furthermore, for the first-time reliability testing is here reported when using either SiN or SiOx as the dielectric layer.","PeriodicalId":360239,"journal":{"name":"2018 IEEE 20th Electronics Packaging Technology Conference (EPTC)","volume":"108 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Hybrid Cu-SiN and Cu-SiOx Direct Bonding of 200 MM CMOS Wafers with Five Metal Levels: Morphological, Electrical and Reliability Characterization\",\"authors\":\"C. Cavaco, Konstantinos Chatzinis, Bert van Lijnschoten, S. Guerrieri\",\"doi\":\"10.1109/EPTC.2018.8654300\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper is reported for the first-time wafer level electrical data on 200 mm wafer to wafer hybrid copper to dielectric bonding at low temperature, using SiN as the dielectric material. In this work was used up to five metal levels per wafer. SiN is here investigated for its feasibility to replace SiOx or SiCN in the hybrid bonding. Furthermore, for the first-time reliability testing is here reported when using either SiN or SiOx as the dielectric layer.\",\"PeriodicalId\":360239,\"journal\":{\"name\":\"2018 IEEE 20th Electronics Packaging Technology Conference (EPTC)\",\"volume\":\"108 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 IEEE 20th Electronics Packaging Technology Conference (EPTC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EPTC.2018.8654300\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE 20th Electronics Packaging Technology Conference (EPTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EPTC.2018.8654300","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Hybrid Cu-SiN and Cu-SiOx Direct Bonding of 200 MM CMOS Wafers with Five Metal Levels: Morphological, Electrical and Reliability Characterization
In this paper is reported for the first-time wafer level electrical data on 200 mm wafer to wafer hybrid copper to dielectric bonding at low temperature, using SiN as the dielectric material. In this work was used up to five metal levels per wafer. SiN is here investigated for its feasibility to replace SiOx or SiCN in the hybrid bonding. Furthermore, for the first-time reliability testing is here reported when using either SiN or SiOx as the dielectric layer.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
