位模缺陷/容错卷积

L. Dadda, V. Piuri
{"title":"位模缺陷/容错卷积","authors":"L. Dadda, V. Piuri","doi":"10.1109/DFTVS.1995.476941","DOIUrl":null,"url":null,"abstract":"Design of a family of high-throughput modular convolvers is discussed, with particular reference to the defect and fault tolerance issues. The proposed architecture is based on parallel computation for the individual operands' bits with final merging of the partial results. Different degrees of defect/fault tolerance are considered for different production and operational environments. Modularity is exploited to support also functional adaptability.","PeriodicalId":362167,"journal":{"name":"Proceedings of International Workshop on Defect and Fault Tolerance in VLSI","volume":"102 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-11-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Bit-modular defect/fault-tolerant convolvers\",\"authors\":\"L. Dadda, V. Piuri\",\"doi\":\"10.1109/DFTVS.1995.476941\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Design of a family of high-throughput modular convolvers is discussed, with particular reference to the defect and fault tolerance issues. The proposed architecture is based on parallel computation for the individual operands' bits with final merging of the partial results. Different degrees of defect/fault tolerance are considered for different production and operational environments. Modularity is exploited to support also functional adaptability.\",\"PeriodicalId\":362167,\"journal\":{\"name\":\"Proceedings of International Workshop on Defect and Fault Tolerance in VLSI\",\"volume\":\"102 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1995-11-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of International Workshop on Defect and Fault Tolerance in VLSI\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DFTVS.1995.476941\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of International Workshop on Defect and Fault Tolerance in VLSI","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DFTVS.1995.476941","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

讨论了一种高通量模块化卷积器的设计,特别提到了缺陷和容错问题。所提出的体系结构是基于单个操作数位的并行计算,并最终合并部分结果。对于不同的生产和操作环境,要考虑不同程度的缺陷/容错。模块化也被用来支持功能的适应性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Bit-modular defect/fault-tolerant convolvers
Design of a family of high-throughput modular convolvers is discussed, with particular reference to the defect and fault tolerance issues. The proposed architecture is based on parallel computation for the individual operands' bits with final merging of the partial results. Different degrees of defect/fault tolerance are considered for different production and operational environments. Modularity is exploited to support also functional adaptability.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信