先进的ESD导轨钳网络设计，适用于高压CMOS应用

2004 Electrical Overstress/Electrostatic Discharge Symposium Pub Date : 2004-09-01 DOI:10.1109/EOSESD.2004.5272599

M. Stockinger, J. Miller

{"title":"先进的ESD导轨钳网络设计，适用于高压CMOS应用","authors":"M. Stockinger, J. Miller","doi":"10.1109/EOSESD.2004.5272599","DOIUrl":null,"url":null,"abstract":"We present a new boosted and distributed ESD rail clamp protection approach for high voltage CMOS applications using stacked active MOSFET rail clamps and provide design guidelines for practical pad ring scenarios. This approach offers improved ESD robustness, area compactness, layout modularity, process portability, scalability, and ease of simulation.","PeriodicalId":302866,"journal":{"name":"2004 Electrical Overstress/Electrostatic Discharge Symposium","volume":"91 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"21","resultStr":"{\"title\":\"Advanced ESD rail clamp network design for high voltage CMOS applications\",\"authors\":\"M. Stockinger, J. Miller\",\"doi\":\"10.1109/EOSESD.2004.5272599\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We present a new boosted and distributed ESD rail clamp protection approach for high voltage CMOS applications using stacked active MOSFET rail clamps and provide design guidelines for practical pad ring scenarios. This approach offers improved ESD robustness, area compactness, layout modularity, process portability, scalability, and ease of simulation.\",\"PeriodicalId\":302866,\"journal\":{\"name\":\"2004 Electrical Overstress/Electrostatic Discharge Symposium\",\"volume\":\"91 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"21\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2004 Electrical Overstress/Electrostatic Discharge Symposium\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EOSESD.2004.5272599\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2004 Electrical Overstress/Electrostatic Discharge Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EOSESD.2004.5272599","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 21

摘要

我们提出了一种新的增强和分布式ESD轨夹保护方法，用于高压CMOS应用，使用堆叠有源MOSFET轨夹，并为实际的垫环场景提供设计指南。这种方法提供了更好的ESD稳健性、面积紧凑性、布局模块化、过程可移植性、可扩展性和易于模拟。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Advanced ESD rail clamp network design for high voltage CMOS applications

We present a new boosted and distributed ESD rail clamp protection approach for high voltage CMOS applications using stacked active MOSFET rail clamps and provide design guidelines for practical pad ring scenarios. This approach offers improved ESD robustness, area compactness, layout modularity, process portability, scalability, and ease of simulation.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2004 Electrical Overstress/Electrostatic Discharge Symposium

自引率

0.00%

发文量