C. Calligaro, A. Manstretta, P. Rolandi, G. Torelli
{"title":"用于64mbit 16级单元非易失性存储器的混合传感结构","authors":"C. Calligaro, A. Manstretta, P. Rolandi, G. Torelli","doi":"10.1109/ICISS.1996.552420","DOIUrl":null,"url":null,"abstract":"This paper presents a sensing architecture for multilevel non-volatile memories. Sensing is carried out following a dichotomic algorithm, where each search step performs a number of parallel comparisons. Two sensing steps are able to detect as many as 16 levels (4 bits) when using three sense amplifiers per cell to be detected. The architecture is suitable for 16 Mcells (64 Mbit) EPROMs, where the memory cells are factory programmed to guarantee the tight threshold voltage distribution required for reliable store and sense.","PeriodicalId":131620,"journal":{"name":"1996 Proceedings. Eighth Annual IEEE International Conference on Innovative Systems in Silicon","volume":"53 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-10-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"Mixed sensing architecture for 64 Mbit 16-level-cell nonvolatile memories\",\"authors\":\"C. Calligaro, A. Manstretta, P. Rolandi, G. Torelli\",\"doi\":\"10.1109/ICISS.1996.552420\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a sensing architecture for multilevel non-volatile memories. Sensing is carried out following a dichotomic algorithm, where each search step performs a number of parallel comparisons. Two sensing steps are able to detect as many as 16 levels (4 bits) when using three sense amplifiers per cell to be detected. The architecture is suitable for 16 Mcells (64 Mbit) EPROMs, where the memory cells are factory programmed to guarantee the tight threshold voltage distribution required for reliable store and sense.\",\"PeriodicalId\":131620,\"journal\":{\"name\":\"1996 Proceedings. Eighth Annual IEEE International Conference on Innovative Systems in Silicon\",\"volume\":\"53 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1996-10-09\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1996 Proceedings. Eighth Annual IEEE International Conference on Innovative Systems in Silicon\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICISS.1996.552420\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1996 Proceedings. Eighth Annual IEEE International Conference on Innovative Systems in Silicon","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICISS.1996.552420","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Mixed sensing architecture for 64 Mbit 16-level-cell nonvolatile memories
This paper presents a sensing architecture for multilevel non-volatile memories. Sensing is carried out following a dichotomic algorithm, where each search step performs a number of parallel comparisons. Two sensing steps are able to detect as many as 16 levels (4 bits) when using three sense amplifiers per cell to be detected. The architecture is suitable for 16 Mcells (64 Mbit) EPROMs, where the memory cells are factory programmed to guarantee the tight threshold voltage distribution required for reliable store and sense.