S. St. Onge, S.G. Franz, A. Puttlitz, A. Kalinoski, B. Johnson, B. El-Kareh
{"title":"模拟应用的精密电容器设计","authors":"S. St. Onge, S.G. Franz, A. Puttlitz, A. Kalinoski, B. Johnson, B. El-Kareh","doi":"10.1109/ECTC.1992.204262","DOIUrl":null,"url":null,"abstract":"The authors describe and analyze two capacitors which are incorporated in a baseline BiCMOS technology without added process complexity. The first capacitor is formed between degenerated doped polysilicon and silicon. The second is formed between two degenerately doped polysilicon layers. In both structures, the insulator is a deposited or grown oxide. The sensitivity of the capacitor voltage coefficient to oxide thickness and surface dopant concentration is discussed theoretically and compared to measured data. The two capacitors are optimized to exhibit very low voltage coefficients.<<ETX>>","PeriodicalId":125270,"journal":{"name":"1992 Proceedings 42nd Electronic Components & Technology Conference","volume":"80 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1992-05-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"13","resultStr":"{\"title\":\"Design of precision capacitors for analog applications\",\"authors\":\"S. St. Onge, S.G. Franz, A. Puttlitz, A. Kalinoski, B. Johnson, B. El-Kareh\",\"doi\":\"10.1109/ECTC.1992.204262\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The authors describe and analyze two capacitors which are incorporated in a baseline BiCMOS technology without added process complexity. The first capacitor is formed between degenerated doped polysilicon and silicon. The second is formed between two degenerately doped polysilicon layers. In both structures, the insulator is a deposited or grown oxide. The sensitivity of the capacitor voltage coefficient to oxide thickness and surface dopant concentration is discussed theoretically and compared to measured data. The two capacitors are optimized to exhibit very low voltage coefficients.<<ETX>>\",\"PeriodicalId\":125270,\"journal\":{\"name\":\"1992 Proceedings 42nd Electronic Components & Technology Conference\",\"volume\":\"80 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1992-05-18\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"13\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1992 Proceedings 42nd Electronic Components & Technology Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ECTC.1992.204262\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1992 Proceedings 42nd Electronic Components & Technology Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECTC.1992.204262","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Design of precision capacitors for analog applications
The authors describe and analyze two capacitors which are incorporated in a baseline BiCMOS technology without added process complexity. The first capacitor is formed between degenerated doped polysilicon and silicon. The second is formed between two degenerately doped polysilicon layers. In both structures, the insulator is a deposited or grown oxide. The sensitivity of the capacitor voltage coefficient to oxide thickness and surface dopant concentration is discussed theoretically and compared to measured data. The two capacitors are optimized to exhibit very low voltage coefficients.<>