E. Marinissen, M. Konijnenburg, J. Verbree, Chun-Chuan Chi, Sergej Deutsch, C. Papameletis, Tobias Burgherr, K. Shibin, B. Keller, V. Chickermane, S. Goel
{"title":"3D设计-用于-测试架构","authors":"E. Marinissen, M. Konijnenburg, J. Verbree, Chun-Chuan Chi, Sergej Deutsch, C. Papameletis, Tobias Burgherr, K. Shibin, B. Keller, V. Chickermane, S. Goel","doi":"10.1002/9783527697052.CH12","DOIUrl":null,"url":null,"abstract":"IMEC and Cadence have jointly developed a 3D design‐for‐test (DfT) architecture that serves both 2.5D and 3D stacked integrated circuits (SICs). The architecture originally targeted stacks of monolithic, non‐hierarchical, logic‐only dies. A 3D‐DfT demonstrator circuit was designed, manufactured, and tested as part of an IMEC 3D chip stack nicknamed “Vesuvius‐3D.” Over time, our architecture has been extended to include (i) multi‐tower stacks, hierarchical system on chips (SoCs) containing (ii) test data compression and (iii) embedded cores, (iv) allow for at‐speed interconnect testing, and (v) cover memory‐on‐logic stacks.","PeriodicalId":323630,"journal":{"name":"Handbook of 3D Integration","volume":"73 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-02-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"3D Design‐for‐Test Architecture\",\"authors\":\"E. Marinissen, M. Konijnenburg, J. Verbree, Chun-Chuan Chi, Sergej Deutsch, C. Papameletis, Tobias Burgherr, K. Shibin, B. Keller, V. Chickermane, S. Goel\",\"doi\":\"10.1002/9783527697052.CH12\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"IMEC and Cadence have jointly developed a 3D design‐for‐test (DfT) architecture that serves both 2.5D and 3D stacked integrated circuits (SICs). The architecture originally targeted stacks of monolithic, non‐hierarchical, logic‐only dies. A 3D‐DfT demonstrator circuit was designed, manufactured, and tested as part of an IMEC 3D chip stack nicknamed “Vesuvius‐3D.” Over time, our architecture has been extended to include (i) multi‐tower stacks, hierarchical system on chips (SoCs) containing (ii) test data compression and (iii) embedded cores, (iv) allow for at‐speed interconnect testing, and (v) cover memory‐on‐logic stacks.\",\"PeriodicalId\":323630,\"journal\":{\"name\":\"Handbook of 3D Integration\",\"volume\":\"73 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-02-08\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Handbook of 3D Integration\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1002/9783527697052.CH12\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Handbook of 3D Integration","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1002/9783527697052.CH12","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
IMEC and Cadence have jointly developed a 3D design‐for‐test (DfT) architecture that serves both 2.5D and 3D stacked integrated circuits (SICs). The architecture originally targeted stacks of monolithic, non‐hierarchical, logic‐only dies. A 3D‐DfT demonstrator circuit was designed, manufactured, and tested as part of an IMEC 3D chip stack nicknamed “Vesuvius‐3D.” Over time, our architecture has been extended to include (i) multi‐tower stacks, hierarchical system on chips (SoCs) containing (ii) test data compression and (iii) embedded cores, (iv) allow for at‐speed interconnect testing, and (v) cover memory‐on‐logic stacks.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
