V. Riviere, A. Touboul, S. B. Amor, G. Gregoris, J.L. Stevenson, P.S. Yeung
{"title":"硬SOI技术的工艺产量和可靠性数据之间的相关性的证据","authors":"V. Riviere, A. Touboul, S. B. Amor, G. Gregoris, J.L. Stevenson, P.S. Yeung","doi":"10.1109/ICMTS.1995.513976","DOIUrl":null,"url":null,"abstract":"A methodology for wafer level reliability prediction is described. Accelerated lifetests performed on specifically designed test structures allowed us to correlate reliability with elementary process yields. These elementary yields were extracted for each test structure (which characterizes a process step) from data obtained after wafer level tests. The wafer \"peripheral\" area, on which was detected a significant number of clustered defects at wafer level, presented few failures during the accelerated lifetest, showing that the geographical origin of the devices does not significantly affect the reliability.","PeriodicalId":432935,"journal":{"name":"Proceedings International Conference on Microelectronic Test Structures","volume":"9 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-03-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"Evidence of a correlation between process yields and reliability data for a rad-hard SOI technology\",\"authors\":\"V. Riviere, A. Touboul, S. B. Amor, G. Gregoris, J.L. Stevenson, P.S. Yeung\",\"doi\":\"10.1109/ICMTS.1995.513976\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A methodology for wafer level reliability prediction is described. Accelerated lifetests performed on specifically designed test structures allowed us to correlate reliability with elementary process yields. These elementary yields were extracted for each test structure (which characterizes a process step) from data obtained after wafer level tests. The wafer \\\"peripheral\\\" area, on which was detected a significant number of clustered defects at wafer level, presented few failures during the accelerated lifetest, showing that the geographical origin of the devices does not significantly affect the reliability.\",\"PeriodicalId\":432935,\"journal\":{\"name\":\"Proceedings International Conference on Microelectronic Test Structures\",\"volume\":\"9 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1995-03-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings International Conference on Microelectronic Test Structures\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICMTS.1995.513976\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings International Conference on Microelectronic Test Structures","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICMTS.1995.513976","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Evidence of a correlation between process yields and reliability data for a rad-hard SOI technology
A methodology for wafer level reliability prediction is described. Accelerated lifetests performed on specifically designed test structures allowed us to correlate reliability with elementary process yields. These elementary yields were extracted for each test structure (which characterizes a process step) from data obtained after wafer level tests. The wafer "peripheral" area, on which was detected a significant number of clustered defects at wafer level, presented few failures during the accelerated lifetest, showing that the geographical origin of the devices does not significantly affect the reliability.