基于TCAD的负栅偏置应力凹口AlGaN/GaN HEMT可靠性评估

V. Kumari, Amrutamayee Nayak, K. Sehra, Mridula Gupta, M. Saxena
{"title":"基于TCAD的负栅偏置应力凹口AlGaN/GaN HEMT可靠性评估","authors":"V. Kumari, Amrutamayee Nayak, K. Sehra, Mridula Gupta, M. Saxena","doi":"10.1109/icee50728.2020.9777048","DOIUrl":null,"url":null,"abstract":"In the present work, the effect of negative gate bias induced stress on the performance of conventional and Recess Gate AlGaN/GaN HEMT has been presented using ATLAS TCAD simulation. Different device parameters have been used to investigate the influence of device parameters on the threshold voltage of the devices after applying negative gate bias induced stress. Results show that the recess gate architecture reduces the effect of negative gate bias stress due to the lower 2DEG density. Also, it is observed that, scaling down the gate length results in a significant degradation in the device pinch off voltage on subjecting it to a negative stress which is expected to be due to the presence of interface traps present in the device. The increase in gate leakage current in case of Recess gate HEMT has been lowered by using nitride layer at the drain end which also shows approximately the same device behavior after applying negative gate bias stress.","PeriodicalId":436884,"journal":{"name":"2020 5th IEEE International Conference on Emerging Electronics (ICEE)","volume":"31 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-11-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"TCAD Based Reliability Assessment of Recess Gate AlGaN/GaN HEMT with Negative Gate Bias Induced Stress\",\"authors\":\"V. Kumari, Amrutamayee Nayak, K. Sehra, Mridula Gupta, M. Saxena\",\"doi\":\"10.1109/icee50728.2020.9777048\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In the present work, the effect of negative gate bias induced stress on the performance of conventional and Recess Gate AlGaN/GaN HEMT has been presented using ATLAS TCAD simulation. Different device parameters have been used to investigate the influence of device parameters on the threshold voltage of the devices after applying negative gate bias induced stress. Results show that the recess gate architecture reduces the effect of negative gate bias stress due to the lower 2DEG density. Also, it is observed that, scaling down the gate length results in a significant degradation in the device pinch off voltage on subjecting it to a negative stress which is expected to be due to the presence of interface traps present in the device. The increase in gate leakage current in case of Recess gate HEMT has been lowered by using nitride layer at the drain end which also shows approximately the same device behavior after applying negative gate bias stress.\",\"PeriodicalId\":436884,\"journal\":{\"name\":\"2020 5th IEEE International Conference on Emerging Electronics (ICEE)\",\"volume\":\"31 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-11-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 5th IEEE International Conference on Emerging Electronics (ICEE)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/icee50728.2020.9777048\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 5th IEEE International Conference on Emerging Electronics (ICEE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/icee50728.2020.9777048","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

在本工作中,利用ATLAS TCAD仿真研究了负栅极偏压诱导应力对常规栅极和凹槽栅极AlGaN/GaN HEMT性能的影响。采用不同的器件参数研究了施加负栅偏压诱导应力后器件参数对器件阈值电压的影响。结果表明,由于栅极密度较低,凹槽栅极结构减小了栅极负偏应力的影响。此外,可以观察到,减小栅极长度会导致器件掐断电压的显着退化,使其受到负应力,这是由于器件中存在界面陷阱而导致的。在漏极端采用氮化层降低了凹槽栅极HEMT漏极电流的增加,施加负栅极偏置应力后也表现出与凹槽栅极HEMT近似相同的器件行为。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
TCAD Based Reliability Assessment of Recess Gate AlGaN/GaN HEMT with Negative Gate Bias Induced Stress
In the present work, the effect of negative gate bias induced stress on the performance of conventional and Recess Gate AlGaN/GaN HEMT has been presented using ATLAS TCAD simulation. Different device parameters have been used to investigate the influence of device parameters on the threshold voltage of the devices after applying negative gate bias induced stress. Results show that the recess gate architecture reduces the effect of negative gate bias stress due to the lower 2DEG density. Also, it is observed that, scaling down the gate length results in a significant degradation in the device pinch off voltage on subjecting it to a negative stress which is expected to be due to the presence of interface traps present in the device. The increase in gate leakage current in case of Recess gate HEMT has been lowered by using nitride layer at the drain end which also shows approximately the same device behavior after applying negative gate bias stress.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信