面向3GPP长期演进的OFDMA基带接收机设计

Chin-Wei Chu, Chia-Ching Lee, Yuan-Hao Huang
{"title":"面向3GPP长期演进的OFDMA基带接收机设计","authors":"Chin-Wei Chu, Chia-Ching Lee, Yuan-Hao Huang","doi":"10.1109/VDAT.2008.4542446","DOIUrl":null,"url":null,"abstract":"In this paper, we propose a downlink OFDMA processor based on the 3GPP LTE. This processor supports scalable bandwidth for different OFDMA modes. A low-cost sampling rate conversion is employed to obtain different sampling rates for different bandwidths. Timing and frequency synchronization are then designed to recover the time and frequency mismatch between the transmitter and receiver. Afterward, sampling clock offset is tracked and compensated in the frequency domain. Finally, reconfigurable channel estimation and equalization are designed for optimal performance. The circuit architecture is designed and simulated to show that its performance meets the system requirement.","PeriodicalId":156790,"journal":{"name":"2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","volume":"35 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-04-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"Design of an OFDMA baseband receiver for 3GPP long-term evolution\",\"authors\":\"Chin-Wei Chu, Chia-Ching Lee, Yuan-Hao Huang\",\"doi\":\"10.1109/VDAT.2008.4542446\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, we propose a downlink OFDMA processor based on the 3GPP LTE. This processor supports scalable bandwidth for different OFDMA modes. A low-cost sampling rate conversion is employed to obtain different sampling rates for different bandwidths. Timing and frequency synchronization are then designed to recover the time and frequency mismatch between the transmitter and receiver. Afterward, sampling clock offset is tracked and compensated in the frequency domain. Finally, reconfigurable channel estimation and equalization are designed for optimal performance. The circuit architecture is designed and simulated to show that its performance meets the system requirement.\",\"PeriodicalId\":156790,\"journal\":{\"name\":\"2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT)\",\"volume\":\"35 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-04-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VDAT.2008.4542446\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VDAT.2008.4542446","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

本文提出了一种基于3GPP LTE的下行OFDMA处理器。该处理器支持不同OFDMA模式的可扩展带宽。采用低成本的采样率转换,在不同带宽下获得不同的采样率。然后设计定时和频率同步以恢复发射器和接收器之间的时间和频率不匹配。然后,在频域跟踪和补偿采样时钟偏移。最后,对可重构信道估计和均衡进行了优化设计。设计了电路结构并进行了仿真,结果表明其性能满足系统要求。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Design of an OFDMA baseband receiver for 3GPP long-term evolution
In this paper, we propose a downlink OFDMA processor based on the 3GPP LTE. This processor supports scalable bandwidth for different OFDMA modes. A low-cost sampling rate conversion is employed to obtain different sampling rates for different bandwidths. Timing and frequency synchronization are then designed to recover the time and frequency mismatch between the transmitter and receiver. Afterward, sampling clock offset is tracked and compensated in the frequency domain. Finally, reconfigurable channel estimation and equalization are designed for optimal performance. The circuit architecture is designed and simulated to show that its performance meets the system requirement.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信