案例研究:由于一次性多晶硅间隔工艺中残余串的充电导致的MOSFET不稳定

J. Miller, H.L. Hegedus, V. Kaushik
{"title":"案例研究:由于一次性多晶硅间隔工艺中残余串的充电导致的MOSFET不稳定","authors":"J. Miller, H.L. Hegedus, V. Kaushik","doi":"10.1109/IRWS.1994.515845","DOIUrl":null,"url":null,"abstract":"Incompletely etched polysilicon \"stringers\" can produce a wide range of failure mechanisms in advanced integrated circuits. Parasitic leakage paths are often the direct cause of failures, but stringers can also form unwanted implant masks, or even act as the conducting channels of parasitic thin film transistors. A failure analysis case study was presented in which remnant stringers from a disposable polysilicon LDD spacer process led to large scale product fallout during burn-in. As a first step in the investigation, a series of circuit and transistor level stress experiments were performed. These produced evidence of significant transistor instability as the likely failure mechanism. Next a detailed Cross-section Transmission Electron Microscopy (XTEM) analysis was performed in order to relate the microstructure of the transistors to the observed electrical performance. The XTEM images clearly showed very small (30-70 nm) remnant polysilicon stringers at the edge of the gate poly reoxidation, above the transistor source/drain regions. The stringers were attributed to incomplete removal of the sidewall spacer polysilicon. This was confirmed by XTEM images of devices pulled from the fab before spacer etch. Finally, additional transistor electrical tests were performed to prove that these stringers acted as parasitic floating gates, gradually charging under saturation bias conditions. It was shown that this trapped charge, located just above the drain region, had a profound effect on subsequent device operation.","PeriodicalId":164872,"journal":{"name":"Proceedings of 1994 IEEE International Integrated Reliability Workshop (IRWS)","volume":"29 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-10-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Case study: MOSFET instability due to charging of remnant stringers from a disposable polysilicon spacer process\",\"authors\":\"J. Miller, H.L. Hegedus, V. Kaushik\",\"doi\":\"10.1109/IRWS.1994.515845\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Incompletely etched polysilicon \\\"stringers\\\" can produce a wide range of failure mechanisms in advanced integrated circuits. Parasitic leakage paths are often the direct cause of failures, but stringers can also form unwanted implant masks, or even act as the conducting channels of parasitic thin film transistors. A failure analysis case study was presented in which remnant stringers from a disposable polysilicon LDD spacer process led to large scale product fallout during burn-in. As a first step in the investigation, a series of circuit and transistor level stress experiments were performed. These produced evidence of significant transistor instability as the likely failure mechanism. Next a detailed Cross-section Transmission Electron Microscopy (XTEM) analysis was performed in order to relate the microstructure of the transistors to the observed electrical performance. The XTEM images clearly showed very small (30-70 nm) remnant polysilicon stringers at the edge of the gate poly reoxidation, above the transistor source/drain regions. The stringers were attributed to incomplete removal of the sidewall spacer polysilicon. This was confirmed by XTEM images of devices pulled from the fab before spacer etch. Finally, additional transistor electrical tests were performed to prove that these stringers acted as parasitic floating gates, gradually charging under saturation bias conditions. It was shown that this trapped charge, located just above the drain region, had a profound effect on subsequent device operation.\",\"PeriodicalId\":164872,\"journal\":{\"name\":\"Proceedings of 1994 IEEE International Integrated Reliability Workshop (IRWS)\",\"volume\":\"29 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1994-10-16\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of 1994 IEEE International Integrated Reliability Workshop (IRWS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IRWS.1994.515845\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of 1994 IEEE International Integrated Reliability Workshop (IRWS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IRWS.1994.515845","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

在先进的集成电路中,不完全蚀刻的多晶硅“弦”会产生各种各样的失效机制。寄生漏路通常是故障的直接原因,但弦线也可以形成不必要的植入掩模,甚至充当寄生薄膜晶体管的导电通道。提出了一个失效分析案例研究,其中一次性多晶硅LDD间隔工艺的残余串导致了在老化过程中大规模的产品沉降。作为研究的第一步,进行了一系列电路和晶体管水平的应力实验。这些产生了明显的晶体管不稳定性作为可能的失效机制的证据。接下来进行了详细的横截面透射电子显微镜(XTEM)分析,以便将晶体管的微观结构与观察到的电性能联系起来。XTEM图像清楚地显示,在栅极多再氧化边缘,晶体管源极/漏极区域上方,残留的多晶硅条纹非常小(30-70 nm)。侧壁间隔片多晶硅的不完全去除导致了弦变。在间隔片蚀刻之前从晶圆厂取出的器件的XTEM图像证实了这一点。最后,进行了额外的晶体管电气测试,以证明这些弦线作为寄生浮门,在饱和偏压条件下逐渐充电。结果表明,这个位于漏极区上方的被困电荷对随后的器件操作有深远的影响。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Case study: MOSFET instability due to charging of remnant stringers from a disposable polysilicon spacer process
Incompletely etched polysilicon "stringers" can produce a wide range of failure mechanisms in advanced integrated circuits. Parasitic leakage paths are often the direct cause of failures, but stringers can also form unwanted implant masks, or even act as the conducting channels of parasitic thin film transistors. A failure analysis case study was presented in which remnant stringers from a disposable polysilicon LDD spacer process led to large scale product fallout during burn-in. As a first step in the investigation, a series of circuit and transistor level stress experiments were performed. These produced evidence of significant transistor instability as the likely failure mechanism. Next a detailed Cross-section Transmission Electron Microscopy (XTEM) analysis was performed in order to relate the microstructure of the transistors to the observed electrical performance. The XTEM images clearly showed very small (30-70 nm) remnant polysilicon stringers at the edge of the gate poly reoxidation, above the transistor source/drain regions. The stringers were attributed to incomplete removal of the sidewall spacer polysilicon. This was confirmed by XTEM images of devices pulled from the fab before spacer etch. Finally, additional transistor electrical tests were performed to prove that these stringers acted as parasitic floating gates, gradually charging under saturation bias conditions. It was shown that this trapped charge, located just above the drain region, had a profound effect on subsequent device operation.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信