T. Braun, K. Becker, O. Hoelck, S. Voges, M. Woehrmann, L. Boettcher, M. Toepper, L. Stobbe, R. Aschenbrenner, M. Schneider-Ramelow, K. Lang
{"title":"面板级封装的最佳点在哪里?","authors":"T. Braun, K. Becker, O. Hoelck, S. Voges, M. Woehrmann, L. Boettcher, M. Toepper, L. Stobbe, R. Aschenbrenner, M. Schneider-Ramelow, K. Lang","doi":"10.23919/LTB-3D.2019.8735124","DOIUrl":null,"url":null,"abstract":"Fan-out Wafer Level Packaging (FOWLP) is one of the latest packaging trends in microelectronics. Besides technology developments towards heterogeneous integration including multiple die packaging, passive component integration in package and redistribution layer or package-on-package approaches also larger rectangular substrates formats are targeted.","PeriodicalId":256720,"journal":{"name":"2019 6th International Workshop on Low Temperature Bonding for 3D Integration (LTB-3D)","volume":"19 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-05-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Where is the Sweet Spot for Panel Level Packaging?\",\"authors\":\"T. Braun, K. Becker, O. Hoelck, S. Voges, M. Woehrmann, L. Boettcher, M. Toepper, L. Stobbe, R. Aschenbrenner, M. Schneider-Ramelow, K. Lang\",\"doi\":\"10.23919/LTB-3D.2019.8735124\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Fan-out Wafer Level Packaging (FOWLP) is one of the latest packaging trends in microelectronics. Besides technology developments towards heterogeneous integration including multiple die packaging, passive component integration in package and redistribution layer or package-on-package approaches also larger rectangular substrates formats are targeted.\",\"PeriodicalId\":256720,\"journal\":{\"name\":\"2019 6th International Workshop on Low Temperature Bonding for 3D Integration (LTB-3D)\",\"volume\":\"19 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-05-21\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 6th International Workshop on Low Temperature Bonding for 3D Integration (LTB-3D)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.23919/LTB-3D.2019.8735124\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 6th International Workshop on Low Temperature Bonding for 3D Integration (LTB-3D)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/LTB-3D.2019.8735124","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Where is the Sweet Spot for Panel Level Packaging?
Fan-out Wafer Level Packaging (FOWLP) is one of the latest packaging trends in microelectronics. Besides technology developments towards heterogeneous integration including multiple die packaging, passive component integration in package and redistribution layer or package-on-package approaches also larger rectangular substrates formats are targeted.