P. Pant, Joshua Zelman, G. Colón-Bonet, Jennifer Flint, Steve Yurash
{"title":"在Intel®Itanium®微处理器上高速扫描部署的经验教训","authors":"P. Pant, Joshua Zelman, G. Colón-Bonet, Jennifer Flint, Steve Yurash","doi":"10.1109/TEST.2010.5699256","DOIUrl":null,"url":null,"abstract":"Lessons learnt during the deployment of transition scan content on an Intel® Itanium® server microprocessor design and its use for electrical debug and defect screening in high-volume manufacturing are described. While many publications in the area of transition scan show it being practiced as an efficient defect screening tool, only a minority of these designs were high-performance microprocessor designs. This work illustrates the benefits of such techniques on complex microprocessors.","PeriodicalId":265156,"journal":{"name":"2010 IEEE International Test Conference","volume":"38 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"18","resultStr":"{\"title\":\"Lessons from at-speed scan deployment on an Intel® Itanium® microprocessor\",\"authors\":\"P. Pant, Joshua Zelman, G. Colón-Bonet, Jennifer Flint, Steve Yurash\",\"doi\":\"10.1109/TEST.2010.5699256\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Lessons learnt during the deployment of transition scan content on an Intel® Itanium® server microprocessor design and its use for electrical debug and defect screening in high-volume manufacturing are described. While many publications in the area of transition scan show it being practiced as an efficient defect screening tool, only a minority of these designs were high-performance microprocessor designs. This work illustrates the benefits of such techniques on complex microprocessors.\",\"PeriodicalId\":265156,\"journal\":{\"name\":\"2010 IEEE International Test Conference\",\"volume\":\"38 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"18\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2010 IEEE International Test Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/TEST.2010.5699256\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 IEEE International Test Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/TEST.2010.5699256","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Lessons from at-speed scan deployment on an Intel® Itanium® microprocessor
Lessons learnt during the deployment of transition scan content on an Intel® Itanium® server microprocessor design and its use for electrical debug and defect screening in high-volume manufacturing are described. While many publications in the area of transition scan show it being practiced as an efficient defect screening tool, only a minority of these designs were high-performance microprocessor designs. This work illustrates the benefits of such techniques on complex microprocessors.