Y. Hayashi, S. Wada, K. Kajiyana, K. Oyama, R. Koh, S. Takahashi, T. Kunio
{"title":"利用“累积键合集成电路”(CUBIC)技术制造三维集成电路","authors":"Y. Hayashi, S. Wada, K. Kajiyana, K. Oyama, R. Koh, S. Takahashi, T. Kunio","doi":"10.1109/VLSIT.1990.111025","DOIUrl":null,"url":null,"abstract":"A technology is proposed for the fabrication of three-dimensional integrated circuits (3D-ICs) having a large number of device layers, referred to as `cumulatively bonded IC' (CUBIC) technology wherein several thin-film devices are bonded cumulatively. The technology was used to fabricate a two-active-layer device having a bulk-Si NMOSFET lower layer and a thinned NMOSFET upper layer. The CUBIC technology, essentially a face-to-back device bonding technology, is applicable to fabricating 3D-ICs having more than three active-device layers. The process consists of two subprocesses-wafer thinning and thin-film lamination. Preferential polishing was used for wafer thinning and bump/tool contacts were used for device-to-device vertical interconnections","PeriodicalId":441541,"journal":{"name":"Digest of Technical Papers.1990 Symposium on VLSI Technology","volume":"5 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-06-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"22","resultStr":"{\"title\":\"Fabrication of three-dimensional IC using `cumulatively bonded IC' (CUBIC) technology\",\"authors\":\"Y. Hayashi, S. Wada, K. Kajiyana, K. Oyama, R. Koh, S. Takahashi, T. Kunio\",\"doi\":\"10.1109/VLSIT.1990.111025\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A technology is proposed for the fabrication of three-dimensional integrated circuits (3D-ICs) having a large number of device layers, referred to as `cumulatively bonded IC' (CUBIC) technology wherein several thin-film devices are bonded cumulatively. The technology was used to fabricate a two-active-layer device having a bulk-Si NMOSFET lower layer and a thinned NMOSFET upper layer. The CUBIC technology, essentially a face-to-back device bonding technology, is applicable to fabricating 3D-ICs having more than three active-device layers. The process consists of two subprocesses-wafer thinning and thin-film lamination. Preferential polishing was used for wafer thinning and bump/tool contacts were used for device-to-device vertical interconnections\",\"PeriodicalId\":441541,\"journal\":{\"name\":\"Digest of Technical Papers.1990 Symposium on VLSI Technology\",\"volume\":\"5 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1990-06-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"22\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Digest of Technical Papers.1990 Symposium on VLSI Technology\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIT.1990.111025\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Digest of Technical Papers.1990 Symposium on VLSI Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.1990.111025","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Fabrication of three-dimensional IC using `cumulatively bonded IC' (CUBIC) technology
A technology is proposed for the fabrication of three-dimensional integrated circuits (3D-ICs) having a large number of device layers, referred to as `cumulatively bonded IC' (CUBIC) technology wherein several thin-film devices are bonded cumulatively. The technology was used to fabricate a two-active-layer device having a bulk-Si NMOSFET lower layer and a thinned NMOSFET upper layer. The CUBIC technology, essentially a face-to-back device bonding technology, is applicable to fabricating 3D-ICs having more than three active-device layers. The process consists of two subprocesses-wafer thinning and thin-film lamination. Preferential polishing was used for wafer thinning and bump/tool contacts were used for device-to-device vertical interconnections