T. Uesugi, T. Suzuki, T. Murata, S. Kawaji, H. Tadano
{"title":"一种具有优异雪崩性能的新型功率MOSFET","authors":"T. Uesugi, T. Suzuki, T. Murata, S. Kawaji, H. Tadano","doi":"10.1109/ISPSD.2000.856841","DOIUrl":null,"url":null,"abstract":"In this paper, we explore a new concept for improvement of an avalanche capability of a power MOSFET. The concept is to make parasitic bipolar transistors in all over the chip turn on, and to suppress breakdown current crowding. The avalanche capability of an UMOSFET applied this new concept was 1500 mJ. This value was about one order higher than that of a conventional UMOSFET.","PeriodicalId":260241,"journal":{"name":"12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094)","volume":"49 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A new power MOSFET having excellent avalanche capability\",\"authors\":\"T. Uesugi, T. Suzuki, T. Murata, S. Kawaji, H. Tadano\",\"doi\":\"10.1109/ISPSD.2000.856841\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, we explore a new concept for improvement of an avalanche capability of a power MOSFET. The concept is to make parasitic bipolar transistors in all over the chip turn on, and to suppress breakdown current crowding. The avalanche capability of an UMOSFET applied this new concept was 1500 mJ. This value was about one order higher than that of a conventional UMOSFET.\",\"PeriodicalId\":260241,\"journal\":{\"name\":\"12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094)\",\"volume\":\"49 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2000-05-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISPSD.2000.856841\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPSD.2000.856841","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A new power MOSFET having excellent avalanche capability
In this paper, we explore a new concept for improvement of an avalanche capability of a power MOSFET. The concept is to make parasitic bipolar transistors in all over the chip turn on, and to suppress breakdown current crowding. The avalanche capability of an UMOSFET applied this new concept was 1500 mJ. This value was about one order higher than that of a conventional UMOSFET.