创新实践环节2C:新技术，新挑战- 2

2015 IEEE 33rd VLSI Test Symposium (VTS) Pub Date : 2015-04-27 DOI:10.1109/VTS.2015.7116258

S. Sindia

{"title":"创新实践环节2C:新技术，新挑战- 2","authors":"S. Sindia","doi":"10.1109/VTS.2015.7116258","DOIUrl":null,"url":null,"abstract":"As the economics of traditional devices scaling changes, alternative solutions to increase transistor counts in semiconductor packages are being explored, including various multi-die integration techniques. These solutions include 3D die stacking, 2.5D with dies sitting side-by-side on substrate, Package-on-Package (PoP), System in Package (SiP), etc. In particular, 2.5D and 3D device integration may create new challenges and old challenges seen in multi-chip module (MCM) manufacturing also re-appear to affect new users.","PeriodicalId":187545,"journal":{"name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","volume":"29 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-04-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Innovative practices session 2C: New technologies, new challenges - 2\",\"authors\":\"S. Sindia\",\"doi\":\"10.1109/VTS.2015.7116258\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"As the economics of traditional devices scaling changes, alternative solutions to increase transistor counts in semiconductor packages are being explored, including various multi-die integration techniques. These solutions include 3D die stacking, 2.5D with dies sitting side-by-side on substrate, Package-on-Package (PoP), System in Package (SiP), etc. In particular, 2.5D and 3D device integration may create new challenges and old challenges seen in multi-chip module (MCM) manufacturing also re-appear to affect new users.\",\"PeriodicalId\":187545,\"journal\":{\"name\":\"2015 IEEE 33rd VLSI Test Symposium (VTS)\",\"volume\":\"29 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-04-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 IEEE 33rd VLSI Test Symposium (VTS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VTS.2015.7116258\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 IEEE 33rd VLSI Test Symposium (VTS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VTS.2015.7116258","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

随着传统器件规模经济的变化，人们正在探索增加半导体封装中晶体管数量的替代解决方案，包括各种多芯片集成技术。这些解决方案包括3D芯片堆叠、2.5D芯片并排放在基板上、封装对封装(PoP)、系统对封装(SiP)等。特别是，2.5D和3D设备集成可能会带来新的挑战，而多芯片模块(MCM)制造中的旧挑战也会重新出现，影响新用户。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Innovative practices session 2C: New technologies, new challenges - 2

As the economics of traditional devices scaling changes, alternative solutions to increase transistor counts in semiconductor packages are being explored, including various multi-die integration techniques. These solutions include 3D die stacking, 2.5D with dies sitting side-by-side on substrate, Package-on-Package (PoP), System in Package (SiP), etc. In particular, 2.5D and 3D device integration may create new challenges and old challenges seen in multi-chip module (MCM) manufacturing also re-appear to affect new users.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2015 IEEE 33rd VLSI Test Symposium (VTS)

自引率

0.00%

发文量