“NET-AN”是一个全三维寄生互连分布式RLC提取器，适用于大型全芯片应用

Proceedings of International Electron Devices Meeting Pub Date : 1995-12-10 DOI:10.1109/IEDM.1995.499246

O. Akcasu, J. Lu, A. Dalal, S. Mitra, L. Lev, N. Vassegihi, A. Pance, H. Hingarh, H. Basit

{"title":"“NET-AN”是一个全三维寄生互连分布式RLC提取器，适用于大型全芯片应用","authors":"O. Akcasu, J. Lu, A. Dalal, S. Mitra, L. Lev, N. Vassegihi, A. Pance, H. Hingarh, H. Basit","doi":"10.1109/IEDM.1995.499246","DOIUrl":null,"url":null,"abstract":"A full 3D RLC extraction capability is presented which is suitable for very large nets on very large chips. The need, solution methodology, and usage in a real design environment are shown. The extracted parasitics and their effects on the delay/skew numbers are presented for real clock distribution circuits from real production designs, not test chips or special layouts.","PeriodicalId":137564,"journal":{"name":"Proceedings of International Electron Devices Meeting","volume":"136 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-12-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"17","resultStr":"{\"title\":\"\\\"NET-AN\\\" a full three-dimensional parasitic interconnect distributed RLC extractor for large full chip applications\",\"authors\":\"O. Akcasu, J. Lu, A. Dalal, S. Mitra, L. Lev, N. Vassegihi, A. Pance, H. Hingarh, H. Basit\",\"doi\":\"10.1109/IEDM.1995.499246\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A full 3D RLC extraction capability is presented which is suitable for very large nets on very large chips. The need, solution methodology, and usage in a real design environment are shown. The extracted parasitics and their effects on the delay/skew numbers are presented for real clock distribution circuits from real production designs, not test chips or special layouts.\",\"PeriodicalId\":137564,\"journal\":{\"name\":\"Proceedings of International Electron Devices Meeting\",\"volume\":\"136 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1995-12-10\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"17\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of International Electron Devices Meeting\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IEDM.1995.499246\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of International Electron Devices Meeting","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.1995.499246","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 17

摘要

提出了一种完整的三维RLC提取能力，适用于超大芯片上的超大网络。展示了需求、解决方案方法和在实际设计环境中的使用情况。提取的寄生效应及其对延迟/偏态数的影响是针对实际生产设计的真实时钟分配电路，而不是测试芯片或特殊布局。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

"NET-AN" a full three-dimensional parasitic interconnect distributed RLC extractor for large full chip applications

A full 3D RLC extraction capability is presented which is suitable for very large nets on very large chips. The need, solution methodology, and usage in a real design environment are shown. The extracted parasitics and their effects on the delay/skew numbers are presented for real clock distribution circuits from real production designs, not test chips or special layouts.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings of International Electron Devices Meeting

自引率

0.00%

发文量