O. Joubert, E. Pargon, X. Detter, J. Chevolleau, G. Cunge, L. Vallier
{"title":"等离子体蚀刻工艺在CMOS器件栅极蚀刻制造中的关键问题","authors":"O. Joubert, E. Pargon, X. Detter, J. Chevolleau, G. Cunge, L. Vallier","doi":"10.1109/PPID.2003.1199719","DOIUrl":null,"url":null,"abstract":"Plasma processes involved in the fabrication of advanced CMOS devices become increasingly challenging. The increase in complexity comes from the introduction of new materials as well as the decrease in feature dimension. In this paper, we will briefly point out some of the most critical issues that we are facing nowadays at the front end level of the device fabrication.","PeriodicalId":196923,"journal":{"name":"2003 8th International Symposium Plasma- and Process-Induced Damage.","volume":"106 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-04-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Critical issues in plasma etching processes involved in the gate etch fabrication of CMOS devices\",\"authors\":\"O. Joubert, E. Pargon, X. Detter, J. Chevolleau, G. Cunge, L. Vallier\",\"doi\":\"10.1109/PPID.2003.1199719\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Plasma processes involved in the fabrication of advanced CMOS devices become increasingly challenging. The increase in complexity comes from the introduction of new materials as well as the decrease in feature dimension. In this paper, we will briefly point out some of the most critical issues that we are facing nowadays at the front end level of the device fabrication.\",\"PeriodicalId\":196923,\"journal\":{\"name\":\"2003 8th International Symposium Plasma- and Process-Induced Damage.\",\"volume\":\"106 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2003-04-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2003 8th International Symposium Plasma- and Process-Induced Damage.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/PPID.2003.1199719\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2003 8th International Symposium Plasma- and Process-Induced Damage.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/PPID.2003.1199719","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Critical issues in plasma etching processes involved in the gate etch fabrication of CMOS devices
Plasma processes involved in the fabrication of advanced CMOS devices become increasingly challenging. The increase in complexity comes from the introduction of new materials as well as the decrease in feature dimension. In this paper, we will briefly point out some of the most critical issues that we are facing nowadays at the front end level of the device fabrication.