Yohan Kim, Sanghoon Myung, Jisu Ryu, C. Jeong, Daesin Kim
{"title":"新兴设备技术的物理增强神经紧凑模型","authors":"Yohan Kim, Sanghoon Myung, Jisu Ryu, C. Jeong, Daesin Kim","doi":"10.23919/SISPAD49475.2020.9241638","DOIUrl":null,"url":null,"abstract":"This paper proposes a novel compact modeling framework based on artificial neural networks and physics informed machine learning techniques. This physics- augmented neural compact model shows highly accurate fitting abilities and physically consistent inferences even at the unseen data. It is also scalable and technology independent, and consequently, is suitable for electrical modeling of new emerging devices. In addition, this neural compact model is able to cover both digital and analog circuit analysis due to the weight decay regularization as well as high order derivative losses. Finally, it is applied to promising DRAM and Logic technologies to be evaluated in terms of its scalability and fitting accuracy. The CMC’s (Compact Model Coalition) standard model API (Application Programming Interface) supports the custom model implementation for SPICE. Therefore, this framework enables the circuit simulators to assess technology-independent PPA (Power, Performance, Area) and early-stage DTCO (Design Technology Cooptimization) for new emerging devices.","PeriodicalId":206964,"journal":{"name":"2020 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)","volume":"4 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-09-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"13","resultStr":"{\"title\":\"Physics-augmented Neural Compact Model for Emerging Device Technologies\",\"authors\":\"Yohan Kim, Sanghoon Myung, Jisu Ryu, C. Jeong, Daesin Kim\",\"doi\":\"10.23919/SISPAD49475.2020.9241638\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper proposes a novel compact modeling framework based on artificial neural networks and physics informed machine learning techniques. This physics- augmented neural compact model shows highly accurate fitting abilities and physically consistent inferences even at the unseen data. It is also scalable and technology independent, and consequently, is suitable for electrical modeling of new emerging devices. In addition, this neural compact model is able to cover both digital and analog circuit analysis due to the weight decay regularization as well as high order derivative losses. Finally, it is applied to promising DRAM and Logic technologies to be evaluated in terms of its scalability and fitting accuracy. The CMC’s (Compact Model Coalition) standard model API (Application Programming Interface) supports the custom model implementation for SPICE. Therefore, this framework enables the circuit simulators to assess technology-independent PPA (Power, Performance, Area) and early-stage DTCO (Design Technology Cooptimization) for new emerging devices.\",\"PeriodicalId\":206964,\"journal\":{\"name\":\"2020 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)\",\"volume\":\"4 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-09-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"13\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.23919/SISPAD49475.2020.9241638\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/SISPAD49475.2020.9241638","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 13
摘要
本文提出了一种基于人工神经网络和物理信息机器学习技术的新型紧凑建模框架。这种物理增强的神经紧凑模型显示出高度精确的拟合能力和物理上一致的推论,即使在看不见的数据。它还具有可扩展性和技术独立性,因此适用于新兴设备的电气建模。此外,由于权重衰减正则化和高阶导数损失,该神经紧凑模型能够覆盖数字和模拟电路分析。最后,将其应用于有前途的DRAM和Logic技术,以评估其可扩展性和拟合精度。CMC (Compact Model Coalition)的标准模型API (Application Programming Interface)支持SPICE的自定义模型实现。因此,该框架使电路模拟器能够评估与技术无关的PPA(功率,性能,面积)和早期DTCO(设计技术协同优化)用于新兴设备。
Physics-augmented Neural Compact Model for Emerging Device Technologies
This paper proposes a novel compact modeling framework based on artificial neural networks and physics informed machine learning techniques. This physics- augmented neural compact model shows highly accurate fitting abilities and physically consistent inferences even at the unseen data. It is also scalable and technology independent, and consequently, is suitable for electrical modeling of new emerging devices. In addition, this neural compact model is able to cover both digital and analog circuit analysis due to the weight decay regularization as well as high order derivative losses. Finally, it is applied to promising DRAM and Logic technologies to be evaluated in terms of its scalability and fitting accuracy. The CMC’s (Compact Model Coalition) standard model API (Application Programming Interface) supports the custom model implementation for SPICE. Therefore, this framework enables the circuit simulators to assess technology-independent PPA (Power, Performance, Area) and early-stage DTCO (Design Technology Cooptimization) for new emerging devices.