{"title":"NAND树准确诊断板级引脚故障","authors":"G. Robinson","doi":"10.1109/TEST.1994.528028","DOIUrl":null,"url":null,"abstract":"The NAND tree structures used in some semiconductor test methods have been used in board test environments as a simple test for open input and bidirectional pins. The test methods used at semiconductor test time have an unfortunate problem when used at board test: they give an incorrect diagnosis. A new test procedure is described that avoids this problem.","PeriodicalId":309921,"journal":{"name":"Proceedings., International Test Conference","volume":"9 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-10-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"NAND trees accurately diagnose board-level pin faults\",\"authors\":\"G. Robinson\",\"doi\":\"10.1109/TEST.1994.528028\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The NAND tree structures used in some semiconductor test methods have been used in board test environments as a simple test for open input and bidirectional pins. The test methods used at semiconductor test time have an unfortunate problem when used at board test: they give an incorrect diagnosis. A new test procedure is described that avoids this problem.\",\"PeriodicalId\":309921,\"journal\":{\"name\":\"Proceedings., International Test Conference\",\"volume\":\"9 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1994-10-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings., International Test Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/TEST.1994.528028\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings., International Test Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/TEST.1994.528028","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
NAND trees accurately diagnose board-level pin faults
The NAND tree structures used in some semiconductor test methods have been used in board test environments as a simple test for open input and bidirectional pins. The test methods used at semiconductor test time have an unfortunate problem when used at board test: they give an incorrect diagnosis. A new test procedure is described that avoids this problem.