用于下一代超大规模集成电路的硅基化合物半导体

R. Hill, A. Baraskar, C. Park, J. Barnett, P. Majhi, R. Jammy
{"title":"用于下一代超大规模集成电路的硅基化合物半导体","authors":"R. Hill, A. Baraskar, C. Park, J. Barnett, P. Majhi, R. Jammy","doi":"10.1109/SOI.2010.5641048","DOIUrl":null,"url":null,"abstract":"The superior electron mobility and velocity offered by compound semiconductors makes them attractive materials to fill the performance gap expected between strained Si and the product requirements for high performance with low power. The heterointegration of these materials on a silicon platform using a VLSI compatible process flow is necessary for cost effectiveness and manufacturability. This paper demonstrates a planar hetero-buffer integration scheme, with mobility of 8000 cm2/Vs - approaching the mobility of homo-integrated HEMTs on InP substrates. Devices were fabricated on a 200 mm substrate using a fully VLSI compatible process flow with a state of the art Si toolset. The encouraging device performance and excellent uniformity demonstrates that III–V can be integrated in a standard Si VLSI production line.","PeriodicalId":227302,"journal":{"name":"2010 IEEE International SOI Conference (SOI)","volume":"34 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-11-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Compound semiconductors on silicon for future generation VLSI\",\"authors\":\"R. Hill, A. Baraskar, C. Park, J. Barnett, P. Majhi, R. Jammy\",\"doi\":\"10.1109/SOI.2010.5641048\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The superior electron mobility and velocity offered by compound semiconductors makes them attractive materials to fill the performance gap expected between strained Si and the product requirements for high performance with low power. The heterointegration of these materials on a silicon platform using a VLSI compatible process flow is necessary for cost effectiveness and manufacturability. This paper demonstrates a planar hetero-buffer integration scheme, with mobility of 8000 cm2/Vs - approaching the mobility of homo-integrated HEMTs on InP substrates. Devices were fabricated on a 200 mm substrate using a fully VLSI compatible process flow with a state of the art Si toolset. The encouraging device performance and excellent uniformity demonstrates that III–V can be integrated in a standard Si VLSI production line.\",\"PeriodicalId\":227302,\"journal\":{\"name\":\"2010 IEEE International SOI Conference (SOI)\",\"volume\":\"34 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-11-18\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2010 IEEE International SOI Conference (SOI)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SOI.2010.5641048\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 IEEE International SOI Conference (SOI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOI.2010.5641048","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

化合物半导体所提供的优越的电子迁移率和速度使它们成为填补应变Si与低功耗高性能产品要求之间的性能差距的有吸引力的材料。这些材料的异质集成在硅平台上使用VLSI兼容的工艺流程是必要的成本效益和可制造性。本文展示了一种平面异质缓冲集成方案,其迁移率为8000cm2 /Vs,接近于在InP衬底上均匀集成hemt的迁移率。器件在200毫米的衬底上制造,使用完全兼容VLSI的工艺流程和最先进的Si工具集。令人鼓舞的器件性能和优异的均匀性表明,III-V可以集成在标准的Si VLSI生产线上。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Compound semiconductors on silicon for future generation VLSI
The superior electron mobility and velocity offered by compound semiconductors makes them attractive materials to fill the performance gap expected between strained Si and the product requirements for high performance with low power. The heterointegration of these materials on a silicon platform using a VLSI compatible process flow is necessary for cost effectiveness and manufacturability. This paper demonstrates a planar hetero-buffer integration scheme, with mobility of 8000 cm2/Vs - approaching the mobility of homo-integrated HEMTs on InP substrates. Devices were fabricated on a 200 mm substrate using a fully VLSI compatible process flow with a state of the art Si toolset. The encouraging device performance and excellent uniformity demonstrates that III–V can be integrated in a standard Si VLSI production line.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信