T. Assis, J. Kauppila, B. Bhuva, peixiong zhao, L. Massengill, R. Wong, S. Wen
{"title":"用于预测分析的单事件瞬态脉冲特性估计","authors":"T. Assis, J. Kauppila, B. Bhuva, peixiong zhao, L. Massengill, R. Wong, S. Wen","doi":"10.1109/IRPS.2016.7574641","DOIUrl":null,"url":null,"abstract":"In this paper a methodology to predict single-event transient (SET) pulse characteristics is proposed. Analytical models and technology pre-characterization are used to estimate SET pulse-widths for different standard cells. The model uses graph analysis of the cell netlist to identify similar circuit structures for reduced computational complexity for the characterization of standard cells. The error between the proposed model and simulations is between 3% and 9.3%. Model predictions are also compared with results from heavy-ion experiments for a test chip fabricated at the 65-nm technology node showing excellent agreement. The proposed model will allow designers to model effects of soft errors at the circuit-level during the design phase.","PeriodicalId":172129,"journal":{"name":"2016 IEEE International Reliability Physics Symposium (IRPS)","volume":"14 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-04-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Estimation of single-event transient pulse characteristics for predictive analysis\",\"authors\":\"T. Assis, J. Kauppila, B. Bhuva, peixiong zhao, L. Massengill, R. Wong, S. Wen\",\"doi\":\"10.1109/IRPS.2016.7574641\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper a methodology to predict single-event transient (SET) pulse characteristics is proposed. Analytical models and technology pre-characterization are used to estimate SET pulse-widths for different standard cells. The model uses graph analysis of the cell netlist to identify similar circuit structures for reduced computational complexity for the characterization of standard cells. The error between the proposed model and simulations is between 3% and 9.3%. Model predictions are also compared with results from heavy-ion experiments for a test chip fabricated at the 65-nm technology node showing excellent agreement. The proposed model will allow designers to model effects of soft errors at the circuit-level during the design phase.\",\"PeriodicalId\":172129,\"journal\":{\"name\":\"2016 IEEE International Reliability Physics Symposium (IRPS)\",\"volume\":\"14 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-04-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE International Reliability Physics Symposium (IRPS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IRPS.2016.7574641\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE International Reliability Physics Symposium (IRPS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IRPS.2016.7574641","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Estimation of single-event transient pulse characteristics for predictive analysis
In this paper a methodology to predict single-event transient (SET) pulse characteristics is proposed. Analytical models and technology pre-characterization are used to estimate SET pulse-widths for different standard cells. The model uses graph analysis of the cell netlist to identify similar circuit structures for reduced computational complexity for the characterization of standard cells. The error between the proposed model and simulations is between 3% and 9.3%. Model predictions are also compared with results from heavy-ion experiments for a test chip fabricated at the 65-nm technology node showing excellent agreement. The proposed model will allow designers to model effects of soft errors at the circuit-level during the design phase.