通过对所有装配工序进行全面优化,消除模具裂纹

W. L. Chin, C. E. Tan, Norsholiha Mohd Shauffi
{"title":"通过对所有装配工序进行全面优化,消除模具裂纹","authors":"W. L. Chin, C. E. Tan, Norsholiha Mohd Shauffi","doi":"10.1109/IEMT.2016.7761943","DOIUrl":null,"url":null,"abstract":"Over years, the crack die defect was proven cannot be screened effectively through Final Test, therefore it has high risk reaching the end applications. This issue can affect many devices, including some miniature devices such as Small Outline Transistors, SOTXXX Eutectic. In order to eliminate the die crack defect, entire assembly process required optimization; including Saw, Die Attach, Wire Bond, Mold, Plating, Trim/Form and Final Test. Each process step has its own risks and therefore full analysis was conducted on all the possible opportunities. At wafer sawing process, several sawing methods were evaluated, including single cut, step cut, 3 channels cutting, cutting directions and selection of various blade types. With the optimum sawing process, die chipping was minimized to lowest level (only few microns), that resulting to minimum die cracking risk. With that performance, further risk investigation was carried on to understand the stress amount inside the package. There were 2 significant stress factors, die location on flag and trim/form impact to the leads. In order to minimize the effect of the stress, die was attached to the location with the least amount of stress. As for trim/form, this involved new design leadframe fabricated and experimented in production. The leadframe design optimization was completed after compliance to the reasonable stress level, as calculated in the trim/form stress analysis. When new leadframe was subjected to actual trim/form process, actual performance was verified by reliability testing. With the optimum assembly configurations, further safety action was depended to the Final Test capability. There were 2 additional test parameters added to increase effectiveness of screening potential die crack rejects. With the total compilation of all the optimum assembly and test configurations, actual performance monitoring showed total elimination of die crack occurrence. This project becomes good benchmark of any die crack reduction or elimination project.","PeriodicalId":237235,"journal":{"name":"2016 IEEE 37th International Electronics Manufacturing Technology (IEMT) & 18th Electronics Materials and Packaging (EMAP) Conference","volume":"17 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Crack die elimination by comprehensive optimization throughout all assembly process steps\",\"authors\":\"W. L. Chin, C. E. Tan, Norsholiha Mohd Shauffi\",\"doi\":\"10.1109/IEMT.2016.7761943\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Over years, the crack die defect was proven cannot be screened effectively through Final Test, therefore it has high risk reaching the end applications. This issue can affect many devices, including some miniature devices such as Small Outline Transistors, SOTXXX Eutectic. In order to eliminate the die crack defect, entire assembly process required optimization; including Saw, Die Attach, Wire Bond, Mold, Plating, Trim/Form and Final Test. Each process step has its own risks and therefore full analysis was conducted on all the possible opportunities. At wafer sawing process, several sawing methods were evaluated, including single cut, step cut, 3 channels cutting, cutting directions and selection of various blade types. With the optimum sawing process, die chipping was minimized to lowest level (only few microns), that resulting to minimum die cracking risk. With that performance, further risk investigation was carried on to understand the stress amount inside the package. There were 2 significant stress factors, die location on flag and trim/form impact to the leads. In order to minimize the effect of the stress, die was attached to the location with the least amount of stress. As for trim/form, this involved new design leadframe fabricated and experimented in production. The leadframe design optimization was completed after compliance to the reasonable stress level, as calculated in the trim/form stress analysis. When new leadframe was subjected to actual trim/form process, actual performance was verified by reliability testing. With the optimum assembly configurations, further safety action was depended to the Final Test capability. There were 2 additional test parameters added to increase effectiveness of screening potential die crack rejects. With the total compilation of all the optimum assembly and test configurations, actual performance monitoring showed total elimination of die crack occurrence. This project becomes good benchmark of any die crack reduction or elimination project.\",\"PeriodicalId\":237235,\"journal\":{\"name\":\"2016 IEEE 37th International Electronics Manufacturing Technology (IEMT) & 18th Electronics Materials and Packaging (EMAP) Conference\",\"volume\":\"17 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE 37th International Electronics Manufacturing Technology (IEMT) & 18th Electronics Materials and Packaging (EMAP) Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IEMT.2016.7761943\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE 37th International Electronics Manufacturing Technology (IEMT) & 18th Electronics Materials and Packaging (EMAP) Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEMT.2016.7761943","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

多年来,通过最终测试证明裂纹模具缺陷不能有效地筛选,因此达到最终应用的风险很大。此问题可能影响许多器件,包括一些微型器件,如Small Outline Transistors, SOTXXX Eutectic。为了消除模具裂纹缺陷,需要对整个装配过程进行优化;包括锯,模具连接,焊丝粘合,模具,电镀,装饰/成型和最终测试。每个过程步骤都有其自身的风险,因此对所有可能的机会进行了充分的分析。在薄片锯切过程中,对几种锯切方式进行了评价,包括单次锯切、阶梯锯切、三通道锯切、锯切方向和各种刀片类型的选择。与最佳锯切工艺,模具切屑被最小化到最低水平(只有几微米),这导致最小的模具开裂风险。在此基础上,进一步开展了风险调查,以了解包内的应力量。有2个重要的应力因素,模具在旗杆上的位置和内饰/形状对引线的影响。为了减小应力的影响,将模具固定在应力最小的位置。至于装饰/形式,这涉及到在生产中制造和试验的新设计引线框架。在符合合理的应力水平后,完成引线框架设计优化,根据内饰/形状应力分析计算。在对新型引线架进行实际装饰成形工艺时,通过可靠性试验验证了实际性能。在最佳装配配置下,进一步的安全行动取决于最终测试能力。增加了2个额外的测试参数,以提高筛选潜在模具裂纹次品的有效性。随着所有最佳装配和测试配置的总体编制,实际性能监测表明完全消除了模具裂纹的发生。该项目成为任何模具裂纹减少或消除项目的良好标杆。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Crack die elimination by comprehensive optimization throughout all assembly process steps
Over years, the crack die defect was proven cannot be screened effectively through Final Test, therefore it has high risk reaching the end applications. This issue can affect many devices, including some miniature devices such as Small Outline Transistors, SOTXXX Eutectic. In order to eliminate the die crack defect, entire assembly process required optimization; including Saw, Die Attach, Wire Bond, Mold, Plating, Trim/Form and Final Test. Each process step has its own risks and therefore full analysis was conducted on all the possible opportunities. At wafer sawing process, several sawing methods were evaluated, including single cut, step cut, 3 channels cutting, cutting directions and selection of various blade types. With the optimum sawing process, die chipping was minimized to lowest level (only few microns), that resulting to minimum die cracking risk. With that performance, further risk investigation was carried on to understand the stress amount inside the package. There were 2 significant stress factors, die location on flag and trim/form impact to the leads. In order to minimize the effect of the stress, die was attached to the location with the least amount of stress. As for trim/form, this involved new design leadframe fabricated and experimented in production. The leadframe design optimization was completed after compliance to the reasonable stress level, as calculated in the trim/form stress analysis. When new leadframe was subjected to actual trim/form process, actual performance was verified by reliability testing. With the optimum assembly configurations, further safety action was depended to the Final Test capability. There were 2 additional test parameters added to increase effectiveness of screening potential die crack rejects. With the total compilation of all the optimum assembly and test configurations, actual performance monitoring showed total elimination of die crack occurrence. This project becomes good benchmark of any die crack reduction or elimination project.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信