Aarti Rathi, M. Kumar, Jayhind K. Verma, H. S. Jatana, Y. Chauhan, A. Dixit
{"title":"使用工业标准BSIM模型建模$0.18\\mu\\ mathm {m}$ RF块体和SOI平面mosfet","authors":"Aarti Rathi, M. Kumar, Jayhind K. Verma, H. S. Jatana, Y. Chauhan, A. Dixit","doi":"10.1109/icee50728.2020.9776772","DOIUrl":null,"url":null,"abstract":"In this paper, parameters are extracted for scalable DC and RF models of bulk & SOI MOSFETs using industry-standard models: BSIM-BULK and BSIM-SOI respectively. These made-in-India devices were fabricated by Semiconductor Laboratory, Chandigarh using $0.18\\mu\\mathrm{m}$ CMOS technology. One of the main reasons for choosing BSIM BULK over BSIM4 model for analog and RF applications is to ensure continuous drain current and its higher order derivatives w.r.t. bias voltages. This is not possible in the threshold voltage based BSIM3 and BSIM4 models due to asymmetry around $\\text{Vds}=0\\ \\mathrm{V}$. BSIM BULK being a charge-based and body reference model does not suffer from this issue. The models show a high degree of correlation across geometries, biases, and frequencies. We have simulated circuits using the extracted RF Bulk and RF SOI FET models, such as the ring oscillator and Low Noise Amplifier. Performance of Bulk and SOI circuits is compared in terms of speed and noise figure.","PeriodicalId":436884,"journal":{"name":"2020 5th IEEE International Conference on Emerging Electronics (ICEE)","volume":"43 16","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-11-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Modeling of $0.18\\\\mu\\\\mathrm{m}$ RF Bulk and SOI Planar MOSFETs using Industry Standard BSIM Models\",\"authors\":\"Aarti Rathi, M. Kumar, Jayhind K. Verma, H. S. Jatana, Y. Chauhan, A. Dixit\",\"doi\":\"10.1109/icee50728.2020.9776772\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, parameters are extracted for scalable DC and RF models of bulk & SOI MOSFETs using industry-standard models: BSIM-BULK and BSIM-SOI respectively. These made-in-India devices were fabricated by Semiconductor Laboratory, Chandigarh using $0.18\\\\mu\\\\mathrm{m}$ CMOS technology. One of the main reasons for choosing BSIM BULK over BSIM4 model for analog and RF applications is to ensure continuous drain current and its higher order derivatives w.r.t. bias voltages. This is not possible in the threshold voltage based BSIM3 and BSIM4 models due to asymmetry around $\\\\text{Vds}=0\\\\ \\\\mathrm{V}$. BSIM BULK being a charge-based and body reference model does not suffer from this issue. The models show a high degree of correlation across geometries, biases, and frequencies. We have simulated circuits using the extracted RF Bulk and RF SOI FET models, such as the ring oscillator and Low Noise Amplifier. Performance of Bulk and SOI circuits is compared in terms of speed and noise figure.\",\"PeriodicalId\":436884,\"journal\":{\"name\":\"2020 5th IEEE International Conference on Emerging Electronics (ICEE)\",\"volume\":\"43 16\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-11-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 5th IEEE International Conference on Emerging Electronics (ICEE)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/icee50728.2020.9776772\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 5th IEEE International Conference on Emerging Electronics (ICEE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/icee50728.2020.9776772","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
摘要
在本文中,分别使用工业标准模型BSIM-BULK和BSIM-SOI提取了块体和SOI mosfet的可扩展直流和射频模型的参数。这些印度制造的器件是由昌迪加尔半导体实验室采用$0.18\mu\math {m}$ CMOS技术制造的。在模拟和射频应用中选择BSIM BULK而不是BSIM4模型的主要原因之一是确保连续漏极电流及其高阶导数w.r.t.偏置电压。这在基于阈值电压的BSIM3和BSIM4模型中是不可能的,因为$\text{Vds}=0\ \mathrm{V}$周围不对称。BSIM BULK是基于电荷和主体的参考模型,不受此问题的影响。这些模型显示了几何形状、偏差和频率之间的高度相关性。我们使用提取的RF Bulk和RF SOI FET模型模拟电路,例如环形振荡器和低噪声放大器。从速度和噪声系数方面比较了Bulk和SOI电路的性能。
Modeling of $0.18\mu\mathrm{m}$ RF Bulk and SOI Planar MOSFETs using Industry Standard BSIM Models
In this paper, parameters are extracted for scalable DC and RF models of bulk & SOI MOSFETs using industry-standard models: BSIM-BULK and BSIM-SOI respectively. These made-in-India devices were fabricated by Semiconductor Laboratory, Chandigarh using $0.18\mu\mathrm{m}$ CMOS technology. One of the main reasons for choosing BSIM BULK over BSIM4 model for analog and RF applications is to ensure continuous drain current and its higher order derivatives w.r.t. bias voltages. This is not possible in the threshold voltage based BSIM3 and BSIM4 models due to asymmetry around $\text{Vds}=0\ \mathrm{V}$. BSIM BULK being a charge-based and body reference model does not suffer from this issue. The models show a high degree of correlation across geometries, biases, and frequencies. We have simulated circuits using the extracted RF Bulk and RF SOI FET models, such as the ring oscillator and Low Noise Amplifier. Performance of Bulk and SOI circuits is compared in terms of speed and noise figure.