功率集成电路中模拟和混合信号电路的分析方法和策略

Gan Chye Siong Kenny, H. Beermann, S. Merzsch
{"title":"功率集成电路中模拟和混合信号电路的分析方法和策略","authors":"Gan Chye Siong Kenny, H. Beermann, S. Merzsch","doi":"10.1109/IPFA.2018.8452180","DOIUrl":null,"url":null,"abstract":"This paper describes the strategy and methods deployed to overcome complexities at various analysis steps systematically in analyzing analog or mix-signal circuits within power ICs. Methods and strategies include: 1.) Building up of universal application board as plug and play setup to verify the failure mode hence reducing setup time. 2.) Global plasma etching with end point detector to expose metal stacks which was implemented instead of FIB pad preparation prior to internal node measurement. 3.) Device characterization of suspicious transistors was measured on IC circuit while the IC is running in application mode. This method does not require physical circuit isolation. 4.) CAD simulation utilized as a tool for fault injection to confirm possible failure location. 5.) FIB as a local de-passivation technique to expose failing site or to perform further necessary fault isolation without altering the electrical failure.","PeriodicalId":382811,"journal":{"name":"2018 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Analysis Methods and Strategies of Analog and Mix Signal Circuits in Power IC\",\"authors\":\"Gan Chye Siong Kenny, H. Beermann, S. Merzsch\",\"doi\":\"10.1109/IPFA.2018.8452180\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes the strategy and methods deployed to overcome complexities at various analysis steps systematically in analyzing analog or mix-signal circuits within power ICs. Methods and strategies include: 1.) Building up of universal application board as plug and play setup to verify the failure mode hence reducing setup time. 2.) Global plasma etching with end point detector to expose metal stacks which was implemented instead of FIB pad preparation prior to internal node measurement. 3.) Device characterization of suspicious transistors was measured on IC circuit while the IC is running in application mode. This method does not require physical circuit isolation. 4.) CAD simulation utilized as a tool for fault injection to confirm possible failure location. 5.) FIB as a local de-passivation technique to expose failing site or to perform further necessary fault isolation without altering the electrical failure.\",\"PeriodicalId\":382811,\"journal\":{\"name\":\"2018 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)\",\"volume\":\"7 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-07-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IPFA.2018.8452180\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IPFA.2018.8452180","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文介绍了在分析功率集成电路中的模拟或混合信号电路时,系统地克服各种分析步骤的复杂性所采用的策略和方法。方法和策略包括:1)建立通用应用板作为即插即用设置,以验证故障模式,从而减少设置时间。2)。采用端点探测器进行全局等离子体刻蚀以暴露金属堆,取代了在内部节点测量前制备FIB焊片的方法。3)。在集成电路运行于应用模式时,对可疑晶体管的器件特性进行了测量。这种方法不需要物理电路隔离。4)。利用CAD仿真作为故障注入工具,确定可能的故障位置。5)。FIB作为一种局部去钝化技术,在不改变电气故障的情况下暴露故障地点或执行进一步必要的故障隔离。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Analysis Methods and Strategies of Analog and Mix Signal Circuits in Power IC
This paper describes the strategy and methods deployed to overcome complexities at various analysis steps systematically in analyzing analog or mix-signal circuits within power ICs. Methods and strategies include: 1.) Building up of universal application board as plug and play setup to verify the failure mode hence reducing setup time. 2.) Global plasma etching with end point detector to expose metal stacks which was implemented instead of FIB pad preparation prior to internal node measurement. 3.) Device characterization of suspicious transistors was measured on IC circuit while the IC is running in application mode. This method does not require physical circuit isolation. 4.) CAD simulation utilized as a tool for fault injection to confirm possible failure location. 5.) FIB as a local de-passivation technique to expose failing site or to perform further necessary fault isolation without altering the electrical failure.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信