新的3D ic供电方案，最大限度地减少高速I/ o的同时开关噪声

2012 IEEE 21st Conference on Electrical Performance of Electronic Packaging and Systems Pub Date : 2012-10-01 DOI:10.1109/EPEPS.2012.6457849

D. C. Zhang, M. Swaminathan, S. Huh

{"title":"新的3D ic供电方案，最大限度地减少高速I/ o的同时开关噪声","authors":"D. C. Zhang, M. Swaminathan, S. Huh","doi":"10.1109/EPEPS.2012.6457849","DOIUrl":null,"url":null,"abstract":"Simultaneous switching noise is a detrimental issue in high speed digital systems. In this paper, we utilize power transmission line based design and current steering to minimize power supply noise, eye height and jitter penalties.","PeriodicalId":188377,"journal":{"name":"2012 IEEE 21st Conference on Electrical Performance of Electronic Packaging and Systems","volume":"56 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":"{\"title\":\"New power delivery scheme for 3D ICs to minimize simultaneous switching noise for high speed I/Os\",\"authors\":\"D. C. Zhang, M. Swaminathan, S. Huh\",\"doi\":\"10.1109/EPEPS.2012.6457849\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Simultaneous switching noise is a detrimental issue in high speed digital systems. In this paper, we utilize power transmission line based design and current steering to minimize power supply noise, eye height and jitter penalties.\",\"PeriodicalId\":188377,\"journal\":{\"name\":\"2012 IEEE 21st Conference on Electrical Performance of Electronic Packaging and Systems\",\"volume\":\"56 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"8\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 IEEE 21st Conference on Electrical Performance of Electronic Packaging and Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EPEPS.2012.6457849\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE 21st Conference on Electrical Performance of Electronic Packaging and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EPEPS.2012.6457849","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 8

摘要

同时开关噪声是高速数字系统中的一个严重问题。在本文中，我们利用基于输电线路的设计和电流转向来最小化电源噪声，眼高度和抖动惩罚。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

New power delivery scheme for 3D ICs to minimize simultaneous switching noise for high speed I/Os

Simultaneous switching noise is a detrimental issue in high speed digital systems. In this paper, we utilize power transmission line based design and current steering to minimize power supply noise, eye height and jitter penalties.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2012 IEEE 21st Conference on Electrical Performance of Electronic Packaging and Systems

自引率

0.00%

发文量