装配和CPI方面的低k BEoL堆栈的裂纹和损坏

J. Auersperg, D. Vogel, M. Lehr, M. Grillberger, B. Michel
{"title":"装配和CPI方面的低k BEoL堆栈的裂纹和损坏","authors":"J. Auersperg, D. Vogel, M. Lehr, M. Grillberger, B. Michel","doi":"10.1109/ESIME.2010.5464540","DOIUrl":null,"url":null,"abstract":"Miniaturization and increasing functional integration as the electronic industry drives push the development of feature sizes down to the nanometer range. Moreover, harsh operational conditions and new porous or nano-particle filled materials introduced on both chip and package level - low-k and ultra low-k materials in Back-end of line (BEoL) layers of advanced CMOS technologies, in particular - cause new challenges for reliability analysis and prediction. The authors show a combined numerical/experimental approach and results towards optimized fracture and fatigue resistance of those BEoL structures under manufacturing/packaging (during lead-free reflow-soldering, in particular) as well as chip package interaction (CPI) aspects by making use of bulk and interface fracture concepts, in multi-scale and multi-failure modeling approaches with several kinds of failure/fatigue phenomena. Probable crack paths and interactions between material damaging and interface fracture will be investigated and sensitivities with regard to structural modifications studied. Complementary to the simulation side of reliability estimations, serious issues are connected with the collection of appropriate material properties in the miniaturized range addressed - Young's modulus, initial yield stress, hardening. Nano-indentation, AFM, FIB and EBSD provide these desired properties, in particular. In addition, manufacturing induced residual stresses in the Back-end layer stack have an essential impact on damage behavior, because they superpose functional and CPI loads. Their determination with a spatial resolution necessary for typical BEoL structure sizes is a critical issue. The nano-scale stress relief technique (fibDAC) makes use of tiny trenches placed with a focused ion beam (FIB) equipment at the position of stress measurement. Digital image correlation algorithms applied to SEM micrographs captured before and after ion milling allows to conclude on stresses released. Residual stresses can be computed with the help of appropriate, adjusted FEA models.","PeriodicalId":152004,"journal":{"name":"2010 11th International Thermal, Mechanical & Multi-Physics Simulation, and Experiments in Microelectronics and Microsystems (EuroSimE)","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-04-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"12","resultStr":"{\"title\":\"Crack and damage in low-k BEoL stacks under assembly and CPI aspects\",\"authors\":\"J. Auersperg, D. Vogel, M. Lehr, M. Grillberger, B. Michel\",\"doi\":\"10.1109/ESIME.2010.5464540\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Miniaturization and increasing functional integration as the electronic industry drives push the development of feature sizes down to the nanometer range. Moreover, harsh operational conditions and new porous or nano-particle filled materials introduced on both chip and package level - low-k and ultra low-k materials in Back-end of line (BEoL) layers of advanced CMOS technologies, in particular - cause new challenges for reliability analysis and prediction. The authors show a combined numerical/experimental approach and results towards optimized fracture and fatigue resistance of those BEoL structures under manufacturing/packaging (during lead-free reflow-soldering, in particular) as well as chip package interaction (CPI) aspects by making use of bulk and interface fracture concepts, in multi-scale and multi-failure modeling approaches with several kinds of failure/fatigue phenomena. Probable crack paths and interactions between material damaging and interface fracture will be investigated and sensitivities with regard to structural modifications studied. Complementary to the simulation side of reliability estimations, serious issues are connected with the collection of appropriate material properties in the miniaturized range addressed - Young's modulus, initial yield stress, hardening. Nano-indentation, AFM, FIB and EBSD provide these desired properties, in particular. In addition, manufacturing induced residual stresses in the Back-end layer stack have an essential impact on damage behavior, because they superpose functional and CPI loads. Their determination with a spatial resolution necessary for typical BEoL structure sizes is a critical issue. The nano-scale stress relief technique (fibDAC) makes use of tiny trenches placed with a focused ion beam (FIB) equipment at the position of stress measurement. Digital image correlation algorithms applied to SEM micrographs captured before and after ion milling allows to conclude on stresses released. Residual stresses can be computed with the help of appropriate, adjusted FEA models.\",\"PeriodicalId\":152004,\"journal\":{\"name\":\"2010 11th International Thermal, Mechanical & Multi-Physics Simulation, and Experiments in Microelectronics and Microsystems (EuroSimE)\",\"volume\":\"8 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-04-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"12\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2010 11th International Thermal, Mechanical & Multi-Physics Simulation, and Experiments in Microelectronics and Microsystems (EuroSimE)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ESIME.2010.5464540\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 11th International Thermal, Mechanical & Multi-Physics Simulation, and Experiments in Microelectronics and Microsystems (EuroSimE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESIME.2010.5464540","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 12

摘要

随着电子工业的发展,小型化和不断增加的功能集成推动了特征尺寸的发展到纳米范围。此外,苛刻的操作条件和芯片和封装级引入的新型多孔或纳米颗粒填充材料-特别是先进CMOS技术的后端(BEoL)层中的低k和超低k材料-为可靠性分析和预测带来了新的挑战。作者展示了在制造/封装(特别是无铅回流焊期间)以及芯片封装相互作用(CPI)方面,利用体积和界面断裂概念,在具有多种失效/疲劳现象的多尺度和多故障建模方法中,对这些BEoL结构的优化断裂和疲劳性能的数值/实验相结合的方法和结果。可能的裂纹路径和材料损伤与界面断裂之间的相互作用将被研究,并对结构修改的敏感性进行研究。与可靠性估计的模拟方面相辅相成的是,在解决的小型化范围内收集适当的材料特性(杨氏模量,初始屈服应力,硬化)与严重问题有关。特别是纳米压痕、AFM、FIB和EBSD提供了这些所需的性能。此外,后端层堆叠中制造引起的残余应力对损伤行为有重要影响,因为它们叠加了功能载荷和CPI载荷。确定典型BEoL结构尺寸所需的空间分辨率是一个关键问题。纳米尺度应力消除技术(fibDAC)利用聚焦离子束(FIB)设备在应力测量位置放置微小沟槽。数字图像相关算法应用于离子铣削前后捕获的SEM显微图,可以得出应力释放的结论。残余应力可以通过适当的、调整后的有限元模型来计算。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Crack and damage in low-k BEoL stacks under assembly and CPI aspects
Miniaturization and increasing functional integration as the electronic industry drives push the development of feature sizes down to the nanometer range. Moreover, harsh operational conditions and new porous or nano-particle filled materials introduced on both chip and package level - low-k and ultra low-k materials in Back-end of line (BEoL) layers of advanced CMOS technologies, in particular - cause new challenges for reliability analysis and prediction. The authors show a combined numerical/experimental approach and results towards optimized fracture and fatigue resistance of those BEoL structures under manufacturing/packaging (during lead-free reflow-soldering, in particular) as well as chip package interaction (CPI) aspects by making use of bulk and interface fracture concepts, in multi-scale and multi-failure modeling approaches with several kinds of failure/fatigue phenomena. Probable crack paths and interactions between material damaging and interface fracture will be investigated and sensitivities with regard to structural modifications studied. Complementary to the simulation side of reliability estimations, serious issues are connected with the collection of appropriate material properties in the miniaturized range addressed - Young's modulus, initial yield stress, hardening. Nano-indentation, AFM, FIB and EBSD provide these desired properties, in particular. In addition, manufacturing induced residual stresses in the Back-end layer stack have an essential impact on damage behavior, because they superpose functional and CPI loads. Their determination with a spatial resolution necessary for typical BEoL structure sizes is a critical issue. The nano-scale stress relief technique (fibDAC) makes use of tiny trenches placed with a focused ion beam (FIB) equipment at the position of stress measurement. Digital image correlation algorithms applied to SEM micrographs captured before and after ion milling allows to conclude on stresses released. Residual stresses can be computed with the help of appropriate, adjusted FEA models.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信