S. Xu, H.P. Zhang, D.J. Wang, G. H. Liu, X. Niu, M. Lin, L. Xu
{"title":"一种新型埋p型层RF SOI LDMOS的正向阻挡特性","authors":"S. Xu, H.P. Zhang, D.J. Wang, G. H. Liu, X. Niu, M. Lin, L. Xu","doi":"10.1109/SOI.2010.5641385","DOIUrl":null,"url":null,"abstract":"A novel RF SOI LDMOS with buried P-type layer (BPL) was proposed for improvement of its forward block characteristic. The proposed BPL RF SOI LDMOS consists of an additional buried P-type layer inserted between buried oxide layer and N-drift region based on the conventional RF SOI LDMOS structure. When the proposed Device lies in forward block state, the junction across the interface between N-drift region and buried P-type layer is reverse biased, which bears the vertical forward voltage drop instead of thick BOX. It was proved by process and device simulations with Silvaco TCAD that the BPL RF SOI LDMOS is benefit not only to improve its breakdown voltage but also to thin buried oxide.","PeriodicalId":227302,"journal":{"name":"2010 IEEE International SOI Conference (SOI)","volume":"91 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-11-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"Forward block characteristic of a novel RF SOI LDMOS with a buried P-type layer\",\"authors\":\"S. Xu, H.P. Zhang, D.J. Wang, G. H. Liu, X. Niu, M. Lin, L. Xu\",\"doi\":\"10.1109/SOI.2010.5641385\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A novel RF SOI LDMOS with buried P-type layer (BPL) was proposed for improvement of its forward block characteristic. The proposed BPL RF SOI LDMOS consists of an additional buried P-type layer inserted between buried oxide layer and N-drift region based on the conventional RF SOI LDMOS structure. When the proposed Device lies in forward block state, the junction across the interface between N-drift region and buried P-type layer is reverse biased, which bears the vertical forward voltage drop instead of thick BOX. It was proved by process and device simulations with Silvaco TCAD that the BPL RF SOI LDMOS is benefit not only to improve its breakdown voltage but also to thin buried oxide.\",\"PeriodicalId\":227302,\"journal\":{\"name\":\"2010 IEEE International SOI Conference (SOI)\",\"volume\":\"91 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-11-18\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2010 IEEE International SOI Conference (SOI)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SOI.2010.5641385\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 IEEE International SOI Conference (SOI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOI.2010.5641385","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5
摘要
为了改善射频SOI LDMOS的正向块特性,提出了一种埋p型层的新型射频SOI LDMOS。本文提出的BPL RF SOI LDMOS是在传统RF SOI LDMOS结构的基础上,在埋埋氧化层和n漂移区之间插入一个额外的埋埋p型层。当器件处于正向阻滞状态时,穿过n漂移区与埋置p型层交界面的结反向偏置,承担垂直正向压降,而不是厚BOX。通过Silvaco TCAD的工艺和器件仿真,证明了BPL RF SOI LDMOS不仅有利于提高击穿电压,而且有利于薄埋氧化物的制备。
Forward block characteristic of a novel RF SOI LDMOS with a buried P-type layer
A novel RF SOI LDMOS with buried P-type layer (BPL) was proposed for improvement of its forward block characteristic. The proposed BPL RF SOI LDMOS consists of an additional buried P-type layer inserted between buried oxide layer and N-drift region based on the conventional RF SOI LDMOS structure. When the proposed Device lies in forward block state, the junction across the interface between N-drift region and buried P-type layer is reverse biased, which bears the vertical forward voltage drop instead of thick BOX. It was proved by process and device simulations with Silvaco TCAD that the BPL RF SOI LDMOS is benefit not only to improve its breakdown voltage but also to thin buried oxide.