NiSi接触形成-具有部分Ni转换的工艺集成优势

K. Funk, X. Pagès, V. Kuznetsov, E. Granneman
{"title":"NiSi接触形成-具有部分Ni转换的工艺集成优势","authors":"K. Funk, X. Pagès, V. Kuznetsov, E. Granneman","doi":"10.1109/RTP.2004.1441942","DOIUrl":null,"url":null,"abstract":"Investigations for next generation contacts of silicon and SiGe devices show that a 2-step nickel salicidation process is favorable over a single step NiSi and over CoSi2 in every respect and can be introduced easily in existing and advanced not fully depleted CMOS flows once the post silicidation thermal treatments can be kept below 700degC. Partial conversion for the deposited Ni layer to Ni2 Si in a first RTP1 step at temperatures as low as 250degC avoids the reverse linewidth effect and enables superior uniformities over complete conversion. A second RTP2 step at typically 450degC is used to form low resistivity NiSi with less silicon consumption and lower contact resistivities than today's CoSi2 contacts. Challenging integration issue are peripheral leakage currents, that are likely to be related to undesired low temperature pyramidal NiSi2 formation and spiking","PeriodicalId":261126,"journal":{"name":"12th IEEE International Conference on Advanced Thermal Processing of Semiconductors, 2004. RTP 2004.","volume":"435 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-09-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"13","resultStr":"{\"title\":\"NiSi contact formation - process integration advantages with partial Ni conversion\",\"authors\":\"K. Funk, X. Pagès, V. Kuznetsov, E. Granneman\",\"doi\":\"10.1109/RTP.2004.1441942\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Investigations for next generation contacts of silicon and SiGe devices show that a 2-step nickel salicidation process is favorable over a single step NiSi and over CoSi2 in every respect and can be introduced easily in existing and advanced not fully depleted CMOS flows once the post silicidation thermal treatments can be kept below 700degC. Partial conversion for the deposited Ni layer to Ni2 Si in a first RTP1 step at temperatures as low as 250degC avoids the reverse linewidth effect and enables superior uniformities over complete conversion. A second RTP2 step at typically 450degC is used to form low resistivity NiSi with less silicon consumption and lower contact resistivities than today's CoSi2 contacts. Challenging integration issue are peripheral leakage currents, that are likely to be related to undesired low temperature pyramidal NiSi2 formation and spiking\",\"PeriodicalId\":261126,\"journal\":{\"name\":\"12th IEEE International Conference on Advanced Thermal Processing of Semiconductors, 2004. RTP 2004.\",\"volume\":\"435 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-09-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"13\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"12th IEEE International Conference on Advanced Thermal Processing of Semiconductors, 2004. RTP 2004.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RTP.2004.1441942\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"12th IEEE International Conference on Advanced Thermal Processing of Semiconductors, 2004. RTP 2004.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RTP.2004.1441942","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 13

摘要

对下一代硅和SiGe器件触点的研究表明,两步镍盐化工艺在各方面都优于单步NiSi和CoSi2,并且一旦硅化后热处理可以保持在700℃以下,就可以很容易地引入现有和先进的未完全耗尽的CMOS工艺。在温度低至250℃的第一个RTP1步骤中,沉积的Ni层部分转化为Ni2 Si,避免了反向线宽效应,并且比完全转化具有更好的均匀性。第二个RTP2步骤通常在450℃下使用,形成低电阻率NiSi,硅消耗更少,接触电阻率比今天的CoSi2触点更低。具有挑战性的集成问题是外围泄漏电流,这可能与不希望的低温金字塔状NiSi2形成和尖峰有关
本文章由计算机程序翻译,如有差异,请以英文原文为准。
NiSi contact formation - process integration advantages with partial Ni conversion
Investigations for next generation contacts of silicon and SiGe devices show that a 2-step nickel salicidation process is favorable over a single step NiSi and over CoSi2 in every respect and can be introduced easily in existing and advanced not fully depleted CMOS flows once the post silicidation thermal treatments can be kept below 700degC. Partial conversion for the deposited Ni layer to Ni2 Si in a first RTP1 step at temperatures as low as 250degC avoids the reverse linewidth effect and enables superior uniformities over complete conversion. A second RTP2 step at typically 450degC is used to form low resistivity NiSi with less silicon consumption and lower contact resistivities than today's CoSi2 contacts. Challenging integration issue are peripheral leakage currents, that are likely to be related to undesired low temperature pyramidal NiSi2 formation and spiking
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信