D. Raymond, Philip J. Stringer, H. W. Ng, M. Mitsumata, Robert Burk
{"title":"目标导向矢量生成使用样本ic","authors":"D. Raymond, Philip J. Stringer, H. W. Ng, M. Mitsumata, Robert Burk","doi":"10.1109/TEST.1994.528027","DOIUrl":null,"url":null,"abstract":"This paper describes a test-generation method that automatically creates efficient, high-quality vector sequences that catch ASIC pin faults at in-circuit board test. The method works with a sample IC. Simulation models are not required.","PeriodicalId":309921,"journal":{"name":"Proceedings., International Test Conference","volume":"9 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-10-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Goal-directed vector generation using sample ICs\",\"authors\":\"D. Raymond, Philip J. Stringer, H. W. Ng, M. Mitsumata, Robert Burk\",\"doi\":\"10.1109/TEST.1994.528027\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes a test-generation method that automatically creates efficient, high-quality vector sequences that catch ASIC pin faults at in-circuit board test. The method works with a sample IC. Simulation models are not required.\",\"PeriodicalId\":309921,\"journal\":{\"name\":\"Proceedings., International Test Conference\",\"volume\":\"9 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1994-10-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings., International Test Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/TEST.1994.528027\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings., International Test Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/TEST.1994.528027","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
This paper describes a test-generation method that automatically creates efficient, high-quality vector sequences that catch ASIC pin faults at in-circuit board test. The method works with a sample IC. Simulation models are not required.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
