{"title":"一种在室温和高温下，通过压降深度亚微米LDD PMOS fet投射热载流子感应穿孔的方法","authors":"P. Fang, J. Yue, Don Wollessen","doi":"10.1109/RELPHY.1992.187637","DOIUrl":null,"url":null,"abstract":"The hot-electron-induced punchthrough (HEIP) voltage (V/sub pt/) characterization technique, which can be used for half- and sub-half-micron lightly doped drain (LDD) PMOS reliability characterization, was established. It was found that, unlike other hot carrier effects, the punchthrough due to HEIP at room temperature or the temperature effects plus HEIP at higher temperatures is the most significant limitation for deep submicron LDD PMOSFETs. The high-temperature effects of V/sub pt/ were also quantified at 25 degrees C, 80 degrees C and 125 degrees C ambient temperatures. The oxide quality dependence of the HEIP was also studied.<<ETX>>","PeriodicalId":154383,"journal":{"name":"30th Annual Proceedings Reliability Physics 1992","volume":"29 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1992-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":"{\"title\":\"A method to project hot carrier induced punch through voltage reduction for deep submicron LDD PMOS FETs at room and elevated temperatures\",\"authors\":\"P. Fang, J. Yue, Don Wollessen\",\"doi\":\"10.1109/RELPHY.1992.187637\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The hot-electron-induced punchthrough (HEIP) voltage (V/sub pt/) characterization technique, which can be used for half- and sub-half-micron lightly doped drain (LDD) PMOS reliability characterization, was established. It was found that, unlike other hot carrier effects, the punchthrough due to HEIP at room temperature or the temperature effects plus HEIP at higher temperatures is the most significant limitation for deep submicron LDD PMOSFETs. The high-temperature effects of V/sub pt/ were also quantified at 25 degrees C, 80 degrees C and 125 degrees C ambient temperatures. The oxide quality dependence of the HEIP was also studied.<<ETX>>\",\"PeriodicalId\":154383,\"journal\":{\"name\":\"30th Annual Proceedings Reliability Physics 1992\",\"volume\":\"29 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1992-03-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"9\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"30th Annual Proceedings Reliability Physics 1992\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RELPHY.1992.187637\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"30th Annual Proceedings Reliability Physics 1992","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RELPHY.1992.187637","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A method to project hot carrier induced punch through voltage reduction for deep submicron LDD PMOS FETs at room and elevated temperatures
The hot-electron-induced punchthrough (HEIP) voltage (V/sub pt/) characterization technique, which can be used for half- and sub-half-micron lightly doped drain (LDD) PMOS reliability characterization, was established. It was found that, unlike other hot carrier effects, the punchthrough due to HEIP at room temperature or the temperature effects plus HEIP at higher temperatures is the most significant limitation for deep submicron LDD PMOSFETs. The high-temperature effects of V/sub pt/ were also quantified at 25 degrees C, 80 degrees C and 125 degrees C ambient temperatures. The oxide quality dependence of the HEIP was also studied.<>
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
