E. Morifuji, H. Momose, T. Ohguro, T. Yoshitomi, H. Kimijima, Fumiyoshi Matsuoka, M. Kinugawa, Y. Katsumata, Hiroshi Iwai
{"title":"RF CMOS的未来展望和缩小路线图","authors":"E. Morifuji, H. Momose, T. Ohguro, T. Yoshitomi, H. Kimijima, Fumiyoshi Matsuoka, M. Kinugawa, Y. Katsumata, Hiroshi Iwai","doi":"10.1109/VLSIC.1999.797271","DOIUrl":null,"url":null,"abstract":"The concept of future scaling-down for RF CMOS technology has been investigated in terms of f/sub T/, f/sub max/, RF noise, linearity, and matching characteristics, based on simulation and experiments. It has been found that gate width and finger length are key parameters, especially in sub-100 nm gate length generations.","PeriodicalId":171010,"journal":{"name":"1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325)","volume":"58 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1999-06-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"102","resultStr":"{\"title\":\"Future perspective and scaling down roadmap for RF CMOS\",\"authors\":\"E. Morifuji, H. Momose, T. Ohguro, T. Yoshitomi, H. Kimijima, Fumiyoshi Matsuoka, M. Kinugawa, Y. Katsumata, Hiroshi Iwai\",\"doi\":\"10.1109/VLSIC.1999.797271\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The concept of future scaling-down for RF CMOS technology has been investigated in terms of f/sub T/, f/sub max/, RF noise, linearity, and matching characteristics, based on simulation and experiments. It has been found that gate width and finger length are key parameters, especially in sub-100 nm gate length generations.\",\"PeriodicalId\":171010,\"journal\":{\"name\":\"1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325)\",\"volume\":\"58 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1999-06-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"102\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.1999.797271\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.1999.797271","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Future perspective and scaling down roadmap for RF CMOS
The concept of future scaling-down for RF CMOS technology has been investigated in terms of f/sub T/, f/sub max/, RF noise, linearity, and matching characteristics, based on simulation and experiments. It has been found that gate width and finger length are key parameters, especially in sub-100 nm gate length generations.