一种用于生物医学领域SAR ADC的超低能量电容式DAC阵列开关方案

C. Yuan, Y. Y. Lam
{"title":"一种用于生物医学领域SAR ADC的超低能量电容式DAC阵列开关方案","authors":"C. Yuan, Y. Y. Lam","doi":"10.1109/ICICDT.2011.5783223","DOIUrl":null,"url":null,"abstract":"This paper presents a novel switching scheme for an ultra-low energy charge-redistribution digital-to-analog converter (DAC) to be used in successive-approximation register (SAR) analog-to-digital converter (ADC). The proposed scheme employs unit capacitors for voltage sampling and charge redistribution. Compared with previously published capacitive DAC which uses the same unit size of capacitor array, the proposed DAC needed only 33% of the total switches. SPICE simulation results show that the average switching energy can be reduced by more than 50%. An 8-bit SAR-ADC using the proposed switch scheme is designed in Global foundries 65nm CMOS process. The power consumption of the capacitive DAC is 160 nW at 1.2V power supply and 100KS/s.","PeriodicalId":402000,"journal":{"name":"2011 IEEE International Conference on IC Design & Technology","volume":"99 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-05-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"An ultra-low energy capacitive DAC array switching scheme for SAR ADC in biomedical applications\",\"authors\":\"C. Yuan, Y. Y. Lam\",\"doi\":\"10.1109/ICICDT.2011.5783223\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a novel switching scheme for an ultra-low energy charge-redistribution digital-to-analog converter (DAC) to be used in successive-approximation register (SAR) analog-to-digital converter (ADC). The proposed scheme employs unit capacitors for voltage sampling and charge redistribution. Compared with previously published capacitive DAC which uses the same unit size of capacitor array, the proposed DAC needed only 33% of the total switches. SPICE simulation results show that the average switching energy can be reduced by more than 50%. An 8-bit SAR-ADC using the proposed switch scheme is designed in Global foundries 65nm CMOS process. The power consumption of the capacitive DAC is 160 nW at 1.2V power supply and 100KS/s.\",\"PeriodicalId\":402000,\"journal\":{\"name\":\"2011 IEEE International Conference on IC Design & Technology\",\"volume\":\"99 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-05-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 IEEE International Conference on IC Design & Technology\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICICDT.2011.5783223\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 IEEE International Conference on IC Design & Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICICDT.2011.5783223","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

摘要

本文提出了一种用于逐次逼近寄存器(SAR)模数转换器(ADC)的超低能量电荷再分布数模转换器(DAC)的新颖开关方案。该方案采用单元电容进行电压采样和电荷再分配。与先前发布的使用相同单位尺寸电容器阵列的电容式DAC相比,所提出的DAC只需要总开关的33%。SPICE仿真结果表明,平均开关能量可降低50%以上。采用该开关方案设计了一个8位SAR-ADC,采用globalfoundries 65nm CMOS工艺。电容式DAC在1.2V电源和100KS/s下的功耗为160nw。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
An ultra-low energy capacitive DAC array switching scheme for SAR ADC in biomedical applications
This paper presents a novel switching scheme for an ultra-low energy charge-redistribution digital-to-analog converter (DAC) to be used in successive-approximation register (SAR) analog-to-digital converter (ADC). The proposed scheme employs unit capacitors for voltage sampling and charge redistribution. Compared with previously published capacitive DAC which uses the same unit size of capacitor array, the proposed DAC needed only 33% of the total switches. SPICE simulation results show that the average switching energy can be reduced by more than 50%. An 8-bit SAR-ADC using the proposed switch scheme is designed in Global foundries 65nm CMOS process. The power consumption of the capacitive DAC is 160 nW at 1.2V power supply and 100KS/s.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信