H. Jiang, H. Zhang, D. Ball, L. Massengill, B. Bhuva, T. Assis, B. Narasimham
{"title":"基于schmitt触发器的d触发器设计在16纳米体FinFET CMOS工艺中的SE性能","authors":"H. Jiang, H. Zhang, D. Ball, L. Massengill, B. Bhuva, T. Assis, B. Narasimham","doi":"10.1109/IRPS.2016.7574517","DOIUrl":null,"url":null,"abstract":"A hardened flip-flop (FF) design using Schmitt-trigger circuits for improved soft-error (SE) performance is presented. The Schmitt-trigger-based DFF (STDFF) design along with conventional DFF in a 16-nm bulk FinFET CMOS process were tested using alpha particles, heavy-ions, proton, and neutron. The STDFF design shows ~162× improvement in the alpha SE cross-section, up to ~30× improvement in heavy-ion SE cross-section, and ~5× improvement in both proton and neutron failure in time (FIT) rates compared with conventional DFF at nominal supply voltage and room temperature. STDFF also outperformed DFF for SE cross-section over frequency (up to 1.3 GHz) and temperature (up to 125 °C) ranges of interest.","PeriodicalId":172129,"journal":{"name":"2016 IEEE International Reliability Physics Symposium (IRPS)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-04-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"SE performance of a Schmitt-trigger-based D-flip-flop design in a 16-nm bulk FinFET CMOS process\",\"authors\":\"H. Jiang, H. Zhang, D. Ball, L. Massengill, B. Bhuva, T. Assis, B. Narasimham\",\"doi\":\"10.1109/IRPS.2016.7574517\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A hardened flip-flop (FF) design using Schmitt-trigger circuits for improved soft-error (SE) performance is presented. The Schmitt-trigger-based DFF (STDFF) design along with conventional DFF in a 16-nm bulk FinFET CMOS process were tested using alpha particles, heavy-ions, proton, and neutron. The STDFF design shows ~162× improvement in the alpha SE cross-section, up to ~30× improvement in heavy-ion SE cross-section, and ~5× improvement in both proton and neutron failure in time (FIT) rates compared with conventional DFF at nominal supply voltage and room temperature. STDFF also outperformed DFF for SE cross-section over frequency (up to 1.3 GHz) and temperature (up to 125 °C) ranges of interest.\",\"PeriodicalId\":172129,\"journal\":{\"name\":\"2016 IEEE International Reliability Physics Symposium (IRPS)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-04-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE International Reliability Physics Symposium (IRPS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IRPS.2016.7574517\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE International Reliability Physics Symposium (IRPS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IRPS.2016.7574517","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
SE performance of a Schmitt-trigger-based D-flip-flop design in a 16-nm bulk FinFET CMOS process
A hardened flip-flop (FF) design using Schmitt-trigger circuits for improved soft-error (SE) performance is presented. The Schmitt-trigger-based DFF (STDFF) design along with conventional DFF in a 16-nm bulk FinFET CMOS process were tested using alpha particles, heavy-ions, proton, and neutron. The STDFF design shows ~162× improvement in the alpha SE cross-section, up to ~30× improvement in heavy-ion SE cross-section, and ~5× improvement in both proton and neutron failure in time (FIT) rates compared with conventional DFF at nominal supply voltage and room temperature. STDFF also outperformed DFF for SE cross-section over frequency (up to 1.3 GHz) and temperature (up to 125 °C) ranges of interest.