一种用于0.2 um高性能逻辑lsi的4um / su2 /全cmos SRAM单元技术

{"title":"一种用于0.2 um高性能逻辑lsi的4um / su2 /全cmos SRAM单元技术","authors":"Takao, Sambonsugi, Takatsuka, Karasawa, Kawamura, Hashimoto, Takagi, Inoue, Shimizu, Yamazaki, Goto, Sugii, Miyajima, Aoyama","doi":"10.1109/VLSIT.1997.623670","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":414778,"journal":{"name":"1997 Symposium on VLSI Technology","volume":"109 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-06-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":"{\"title\":\"A 4-um/su 2/ Full-CMOS SRAM Cell Technology For 0.2-um High-performance Logic LSIs\",\"authors\":\"Takao, Sambonsugi, Takatsuka, Karasawa, Kawamura, Hashimoto, Takagi, Inoue, Shimizu, Yamazaki, Goto, Sugii, Miyajima, Aoyama\",\"doi\":\"10.1109/VLSIT.1997.623670\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"\",\"PeriodicalId\":414778,\"journal\":{\"name\":\"1997 Symposium on VLSI Technology\",\"volume\":\"109 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1997-06-10\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"10\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1997 Symposium on VLSI Technology\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIT.1997.623670\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1997 Symposium on VLSI Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.1997.623670","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}