Design, Process and Reliability of Face-up 2-layer molded FOWLP Antenna-in-Package

C. T. Chong, Lim Teck Guan, Han Yong, F. Che, David Ho Soon Wee, S. Chong
{"title":"Design, Process and Reliability of Face-up 2-layer molded FOWLP Antenna-in-Package","authors":"C. T. Chong, Lim Teck Guan, Han Yong, F. Che, David Ho Soon Wee, S. Chong","doi":"10.1109/ectc32862.2020.00016","DOIUrl":null,"url":null,"abstract":"Fan-Out WLP with 2-layer molded structure have been proposed for high performance Antenna-in-Package (AiP) for 5G mmWave applications with improved thermal dissipation capability. MMIC chip is embedded in lower mold compound layer with chip facing up to enable the backside of chip to be designed with direct connection to thermal solution to PCB. The feedlines are implemented in-between top and bottom Epoxy Molding Compound (EMC) layers and there can be enhanced with ground layer for minimizing interference from antenna to RF feedline and MMIC. The electrical, mechanical and thermal design considerations, process integration and package reliability are described.","PeriodicalId":6722,"journal":{"name":"2020 IEEE 70th Electronic Components and Technology Conference (ECTC)","volume":"1 1","pages":"19-24"},"PeriodicalIF":0.0000,"publicationDate":"2020-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE 70th Electronic Components and Technology Conference (ECTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ectc32862.2020.00016","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

Fan-Out WLP with 2-layer molded structure have been proposed for high performance Antenna-in-Package (AiP) for 5G mmWave applications with improved thermal dissipation capability. MMIC chip is embedded in lower mold compound layer with chip facing up to enable the backside of chip to be designed with direct connection to thermal solution to PCB. The feedlines are implemented in-between top and bottom Epoxy Molding Compound (EMC) layers and there can be enhanced with ground layer for minimizing interference from antenna to RF feedline and MMIC. The electrical, mechanical and thermal design considerations, process integration and package reliability are described.
面向上两层成型FOWLP封装天线的设计、工艺与可靠性
采用两层模制结构的扇出WLP被提出用于5G毫米波应用的高性能封装天线(AiP),具有更好的散热能力。MMIC芯片以芯片朝上的方式嵌入下模复合层,使芯片背面设计直接连接到PCB的热解决方案。馈线位于顶部和底部环氧树脂成型化合物(EMC)层之间,并且可以通过接地层来增强馈线,以最大限度地减少天线对射频馈线和MMIC的干扰。描述了电气、机械和热设计方面的考虑,工艺集成和封装可靠性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信