Sidewall clean effect upon titanium salicide filaments

J. Campbell, M. Boyer, A. Griffin, Z. Imam, H. Lee, C. Montgomery, R. Pak, B. Vialpando
{"title":"Sidewall clean effect upon titanium salicide filaments","authors":"J. Campbell, M. Boyer, A. Griffin, Z. Imam, H. Lee, C. Montgomery, R. Pak, B. Vialpando","doi":"10.1109/ASMC.2002.1001635","DOIUrl":null,"url":null,"abstract":"The susceptibility of a self-aligned titanium silicide (salicide) process to the occurrence of conductive sidewall filaments is shown to depend upon the type of wafer cleans that are used prior to the titanium deposition. Aggressive cleans that are predominantly used for resist stripping were implemented immediately following the blanket plasma etch processes that define the sidewall nitride spacers on polysilicon gates. These cleans were effective in reducing the incidence of unwanted filaments between the polysilicon gates and the source/drain regions, as evidenced electrically using parametric test structures and physically via transmission electron microscopy (TEM) characterization. Two mechanisms to explain the efficacy of the cleans are hypothesized and discussed.","PeriodicalId":64779,"journal":{"name":"半导体技术","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"半导体技术","FirstCategoryId":"1087","ListUrlMain":"https://doi.org/10.1109/ASMC.2002.1001635","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

The susceptibility of a self-aligned titanium silicide (salicide) process to the occurrence of conductive sidewall filaments is shown to depend upon the type of wafer cleans that are used prior to the titanium deposition. Aggressive cleans that are predominantly used for resist stripping were implemented immediately following the blanket plasma etch processes that define the sidewall nitride spacers on polysilicon gates. These cleans were effective in reducing the incidence of unwanted filaments between the polysilicon gates and the source/drain regions, as evidenced electrically using parametric test structures and physically via transmission electron microscopy (TEM) characterization. Two mechanisms to explain the efficacy of the cleans are hypothesized and discussed.
水化钛丝的侧壁清洁效应
自对准硅化钛(水化钛)工艺对导电侧壁丝的敏感性取决于在钛沉积之前使用的晶圆清洗类型。在对多晶硅栅极上的侧壁氮化隔层进行覆盖等离子蚀刻处理后,立即实施了主要用于抗蚀剂剥离的强力清洗。这些清洁有效地减少了多晶硅栅极和源/漏区之间不需要的细丝的发生率,通过参数化测试结构和物理通过透射电子显微镜(TEM)表征证明了这一点。我们假设并讨论了两种解释清洁效果的机制。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
8436
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信