Correlation between Shadow Moiré and Micro Moiré techniques through characterization of flip-chip BGA

A. Liu, David W. Wang, Hsiang-Ming Huang, Ming Sun, Muh-ren Lin, Chonghua Zhong, Sheng-Jye Hwang, Hsuan-Heng Lu, H. Bui, Shang-Shiuan Deng
{"title":"Correlation between Shadow Moiré and Micro Moiré techniques through characterization of flip-chip BGA","authors":"A. Liu, David W. Wang, Hsiang-Ming Huang, Ming Sun, Muh-ren Lin, Chonghua Zhong, Sheng-Jye Hwang, Hsuan-Heng Lu, H. Bui, Shang-Shiuan Deng","doi":"10.1109/IMPACT.2011.6117261","DOIUrl":null,"url":null,"abstract":"Although the reliability of chip-substrate interconnect joint has been well recognized by using leaded or lead-free solder bumps and Cu pillar, the relative displacement induced by package warpage between the bump and bump pad received significantly increasing interest, especially for those devices with low K materials and fine-pitch interconnects as the pitch becomes smaller and the package body size becomes larger in flip chip technology. In order to study the physical relationship between micron-level warpage of the package and nano-level displacement of the solder bumps, 1112-ball flip-chip BGA with and without a heat spreader was measured by using Shadow Moiré technique and Micro Moiré interferometry in this study. Shadow Moiré technique was used to characterize the overall warpage of the package between room temperature and solder ball reflow temperature of 230°C and Micro Moiré interferometry was used at room temperature and 114°C. From the results by Shadow Moiré, a heat spreader could alter the warpage pattern of the package from convex (w/o) to concave (w/o) and the amount of warpage was well-controlled under 16um. Furthermore, the correlations between Shadow Moiré and Micro Moiré were also described in this study. This study developed a useful approach and made direct estimations for the displacement of solder bumps to the possibility that could be contributive to the evaluation of the reliabilities of chip-level interconnects and packaging design.","PeriodicalId":6360,"journal":{"name":"2011 6th International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT)","volume":"10 1","pages":"269-272"},"PeriodicalIF":0.0000,"publicationDate":"2011-12-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 6th International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IMPACT.2011.6117261","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Although the reliability of chip-substrate interconnect joint has been well recognized by using leaded or lead-free solder bumps and Cu pillar, the relative displacement induced by package warpage between the bump and bump pad received significantly increasing interest, especially for those devices with low K materials and fine-pitch interconnects as the pitch becomes smaller and the package body size becomes larger in flip chip technology. In order to study the physical relationship between micron-level warpage of the package and nano-level displacement of the solder bumps, 1112-ball flip-chip BGA with and without a heat spreader was measured by using Shadow Moiré technique and Micro Moiré interferometry in this study. Shadow Moiré technique was used to characterize the overall warpage of the package between room temperature and solder ball reflow temperature of 230°C and Micro Moiré interferometry was used at room temperature and 114°C. From the results by Shadow Moiré, a heat spreader could alter the warpage pattern of the package from convex (w/o) to concave (w/o) and the amount of warpage was well-controlled under 16um. Furthermore, the correlations between Shadow Moiré and Micro Moiré were also described in this study. This study developed a useful approach and made direct estimations for the displacement of solder bumps to the possibility that could be contributive to the evaluation of the reliabilities of chip-level interconnects and packaging design.
通过对倒装芯片BGA的表征,探讨影纹和微纹技术的相关性
虽然通过使用含铅或无铅焊料凸点和铜柱,芯片-衬底互连连接的可靠性已经得到了很好的认可,但凸点和凸点垫之间的封装翘曲引起的相对位移受到了越来越多的关注,特别是对于那些具有低K材料和细间距互连的器件,因为在倒装芯片技术中,间距变得更小,封装体尺寸变得更大。为了研究封装的微米级翘曲和钎料凸起的纳米级位移之间的物理关系,本研究采用阴影莫尔条纹技术和微莫尔条纹干涉测量法测量了带和不带散热片的1112球倒装芯片BGA。在室温和焊锡球回流温度(230°C)之间,采用阴影莫尔流技术表征封装的整体变形,在室温和114°C时采用微莫尔流干涉测量法。从影模实验结果来看,热扩散器可以改变包装的翘曲模式,从凸(w/o)变为凹(w/o),翘曲量在16um以下得到很好的控制。此外,本研究还描述了暗影和微影之间的相关关系。本研究开发了一种有用的方法,并对焊料凸起的位移进行了直接估计,从而有助于评估芯片级互连和封装设计的可靠性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信