Defect Oriented Testing for Analog/Mixed-Signal Designs

B. Kruseman, B. Tasic, C. Hora, J. Dohmen, H. Hashempour, M. V. Beurden, Y. Xing
{"title":"Defect Oriented Testing for Analog/Mixed-Signal Designs","authors":"B. Kruseman, B. Tasic, C. Hora, J. Dohmen, H. Hashempour, M. V. Beurden, Y. Xing","doi":"10.1109/MDT.2012.2210852","DOIUrl":null,"url":null,"abstract":"In this contribution, the authors describe an application of Defect Oriented Testing (DOT) to commercial mixed-signal designs. A major challenge of DOT application to these designs is the enormous simulation time typically required. The authors address this major challenge with a new algorithm that provides a significant speed-up of over 100x, while at the same time reduces test time by 48% and improves fault coverage by 15%.","PeriodicalId":50392,"journal":{"name":"IEEE Design & Test of Computers","volume":"29 1","pages":"72-80"},"PeriodicalIF":0.0000,"publicationDate":"2012-07-31","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1109/MDT.2012.2210852","citationCount":"16","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Design & Test of Computers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MDT.2012.2210852","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 16

Abstract

In this contribution, the authors describe an application of Defect Oriented Testing (DOT) to commercial mixed-signal designs. A major challenge of DOT application to these designs is the enormous simulation time typically required. The authors address this major challenge with a new algorithm that provides a significant speed-up of over 100x, while at the same time reduces test time by 48% and improves fault coverage by 15%.
模拟/混合信号设计的缺陷导向测试
在这篇文章中,作者描述了缺陷导向测试(DOT)在商业混合信号设计中的应用。DOT应用于这些设计的一个主要挑战是通常需要大量的模拟时间。作者用一种新算法解决了这一主要挑战,该算法提供了超过100倍的显着加速,同时将测试时间减少了48%,并将故障覆盖率提高了15%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
IEEE Design & Test of Computers
IEEE Design & Test of Computers 工程技术-工程:电子与电气
自引率
0.00%
发文量
1
审稿时长
>12 weeks
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信