A 19–34-GHz Bridged-T Phase Shifter With High-Pass Phase Compensation Achieving 3.9° RMS Phase Error for 5G NR

IF 2.2 Q3 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE
Yijing Liao;Minzhe Tang;Jian Pang;Atsushi Shirane;Kenichi Okada
{"title":"A 19–34-GHz Bridged-T Phase Shifter With High-Pass Phase Compensation Achieving 3.9° RMS Phase Error for 5G NR","authors":"Yijing Liao;Minzhe Tang;Jian Pang;Atsushi Shirane;Kenichi Okada","doi":"10.1109/LSSC.2023.3305832","DOIUrl":null,"url":null,"abstract":"This letter presents a 4-bit switch-type phase shifter (STPS) with low phase error using standard 65-nm bulk CMOS technology. To reduce the phase error of conventional STPS, the proposed design employs a phase compensation network, utilizing opposite phase-shift characteristics of different filters. The measured maximum root-mean-square (RMS) phase and gain errors are 3.9° and 2.2 dB from 19 to 34 GHz, respectively. The measured RMS group delay error is smaller than 3.8 ps within the operating frequencies. The core area of the fabricated phase shifter is \n<inline-formula> <tex-math>${0.13 \\mathrm {mm}}^{2}$ </tex-math></inline-formula>\n excluding pads. The proposed phase shifter performs a low phase error with compact chip size compared with other reported STPSs within a similar bandwidth.","PeriodicalId":13032,"journal":{"name":"IEEE Solid-State Circuits Letters","volume":null,"pages":null},"PeriodicalIF":2.2000,"publicationDate":"2023-08-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Solid-State Circuits Letters","FirstCategoryId":"1085","ListUrlMain":"https://ieeexplore.ieee.org/document/10220238/","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 1

Abstract

This letter presents a 4-bit switch-type phase shifter (STPS) with low phase error using standard 65-nm bulk CMOS technology. To reduce the phase error of conventional STPS, the proposed design employs a phase compensation network, utilizing opposite phase-shift characteristics of different filters. The measured maximum root-mean-square (RMS) phase and gain errors are 3.9° and 2.2 dB from 19 to 34 GHz, respectively. The measured RMS group delay error is smaller than 3.8 ps within the operating frequencies. The core area of the fabricated phase shifter is ${0.13 \mathrm {mm}}^{2}$ excluding pads. The proposed phase shifter performs a low phase error with compact chip size compared with other reported STPSs within a similar bandwidth.
具有高通相位补偿的19–34 GHz桥式T移相器实现5G NR 3.9°RMS相位误差
这封信介绍了一种使用标准65nm体CMOS技术的具有低相位误差的4位开关型移相器(STPS)。为了减少传统STPS的相位误差,所提出的设计采用了相位补偿网络,利用了不同滤波器的相反相移特性。从19到34 GHz,测量的最大均方根(RMS)相位和增益误差分别为3.9°和2.2 dB。测量的RMS组延迟误差在工作频率内小于3.8ps。制造的移相器的核心面积为${0.13\mathrm{mm}}^{2}$,不包括焊盘。与类似带宽内的其他报道的STPS相比,所提出的移相器以紧凑的芯片尺寸执行低相位误差。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
IEEE Solid-State Circuits Letters
IEEE Solid-State Circuits Letters Engineering-Electrical and Electronic Engineering
CiteScore
4.30
自引率
3.70%
发文量
52
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信