Ting Yang;Jie Zeng;Qidong Xie;Kyong Jin Hwang;Tupei Chen
{"title":"Influence of Epitaxial Layer Thickness on the Holding Voltage Scalability of Bi-Directional SCR Devices","authors":"Ting Yang;Jie Zeng;Qidong Xie;Kyong Jin Hwang;Tupei Chen","doi":"10.1109/TDMR.2026.3698068","DOIUrl":null,"url":null,"abstract":"This work investigates the impact of epitaxial layer (Epi) thickness on the holding voltage (<inline-formula> <tex-math>$V_{\\mathrm {h}}$ </tex-math></inline-formula>) scalability of bidirectional silicon-controlled rectifiers (BiSCRs) in 130 nm BCD technology. Experimental results show that increasing the base lengths (<inline-formula> <tex-math>$L_{\\mathrm {nb}}$ </tex-math></inline-formula>/<inline-formula> <tex-math>$L_{\\mathrm {pb}}$ </tex-math></inline-formula>) of parasitic BJTs leads to a linear increase in <inline-formula> <tex-math>$V_{\\mathrm {h}}$ </tex-math></inline-formula> under a thicker epitaxial process (<inline-formula> <tex-math>$1.5\\times $ </tex-math></inline-formula>), while having a negligible impact in a thinner epitaxial process (<inline-formula> <tex-math>$1\\times $ </tex-math></inline-formula>). Technology computer-aided design (TCAD) simulations attribute this disparity to Epi dependent current gain variations in the parasitic NPN and PNP BJTs: thinner Epi strengthens NPN gain, dominating conduction current and suppressing <inline-formula> <tex-math>$V_{\\mathrm {h}}$ </tex-math></inline-formula> control via lateral base-length adjustments, while thicker Epi weakens NPN gain, enabling effective <inline-formula> <tex-math>$V_{\\mathrm {h}}$ </tex-math></inline-formula> tuning. These findings demonstrate that Epi thickness critically determines the efficacy of geometric design strategies for BiSCR latch-up immunity, guiding optimized ESD protection in holding-voltage sensitive applications.","PeriodicalId":448,"journal":{"name":"IEEE Transactions on Device and Materials Reliability","volume":"26 3","pages":"794-799"},"PeriodicalIF":2.7000,"publicationDate":"2026-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Device and Materials Reliability","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/11540117/","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"2026/3/29 0:00:00","PubModel":"Epub","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0
Abstract
This work investigates the impact of epitaxial layer (Epi) thickness on the holding voltage ($V_{\mathrm {h}}$ ) scalability of bidirectional silicon-controlled rectifiers (BiSCRs) in 130 nm BCD technology. Experimental results show that increasing the base lengths ($L_{\mathrm {nb}}$ /$L_{\mathrm {pb}}$ ) of parasitic BJTs leads to a linear increase in $V_{\mathrm {h}}$ under a thicker epitaxial process ($1.5\times $ ), while having a negligible impact in a thinner epitaxial process ($1\times $ ). Technology computer-aided design (TCAD) simulations attribute this disparity to Epi dependent current gain variations in the parasitic NPN and PNP BJTs: thinner Epi strengthens NPN gain, dominating conduction current and suppressing $V_{\mathrm {h}}$ control via lateral base-length adjustments, while thicker Epi weakens NPN gain, enabling effective $V_{\mathrm {h}}$ tuning. These findings demonstrate that Epi thickness critically determines the efficacy of geometric design strategies for BiSCR latch-up immunity, guiding optimized ESD protection in holding-voltage sensitive applications.
期刊介绍:
The scope of the publication includes, but is not limited to Reliability of: Devices, Materials, Processes, Interfaces, Integrated Microsystems (including MEMS & Sensors), Transistors, Technology (CMOS, BiCMOS, etc.), Integrated Circuits (IC, SSI, MSI, LSI, ULSI, ELSI, etc.), Thin Film Transistor Applications. The measurement and understanding of the reliability of such entities at each phase, from the concept stage through research and development and into manufacturing scale-up, provides the overall database on the reliability of the devices, materials, processes, package and other necessities for the successful introduction of a product to market. This reliability database is the foundation for a quality product, which meets customer expectation. A product so developed has high reliability. High quality will be achieved because product weaknesses will have been found (root cause analysis) and designed out of the final product. This process of ever increasing reliability and quality will result in a superior product. In the end, reliability and quality are not one thing; but in a sense everything, which can be or has to be done to guarantee that the product successfully performs in the field under customer conditions. Our goal is to capture these advances. An additional objective is to focus cross fertilized communication in the state of the art of reliability of electronic materials and devices and provide fundamental understanding of basic phenomena that affect reliability. In addition, the publication is a forum for interdisciplinary studies on reliability. An overall goal is to provide leading edge/state of the art information, which is critically relevant to the creation of reliable products.