D2Seg: Dual-Image Differential Interleaved Semantic Segmentation Network for Accurate Semiconductor Wafer Surface Defect Detection

IF 2.5 3区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC
Zhaolei Diao;Shuang Mei;Jiangtao Cheng;Yuzhang He;Guojun Wen
{"title":"D2Seg: Dual-Image Differential Interleaved Semantic Segmentation Network for Accurate Semiconductor Wafer Surface Defect Detection","authors":"Zhaolei Diao;Shuang Mei;Jiangtao Cheng;Yuzhang He;Guojun Wen","doi":"10.1109/TSM.2026.3689722","DOIUrl":null,"url":null,"abstract":"Optical inspection of surface defects on patterned wafers plays a crucial role in yield management and control within advanced semiconductor manufacturing. Although several vision-based approaches have been proposed for this challenging task, they often struggle with fine edge segmentation, sensitivity to noise, and limited generalization to unseen defect types. To address these issues, we propose a novel dual-image-based segmentation network, termed D2Seg, for high-precision wafer surface defect inspection. The framework operates in two stages. First, a Backbone Reinforcement (BR) strategy is introduced to enhance the encoder’s robustness under low-contrast conditions, thereby improving the extraction of high-quality features. Second, a Siamese encoder-decoder architecture is designed to learn discriminative representations by comparing paired images, thereby enabling accurate defect-boundary segmentation and improved generalization. Specifically, we propose a Neighbor Feature Aggregation (NFA) module to achieve efficient and robust cross-scale and cross-location correlation modeling, along with high-level feature enhancement. Additionally, a set of Difference Information Extraction (DIE) modules is integrated to capture defect-related features at multiple scales, encouraging the network to suppress non-defect invariants while highlighting defect regions. Furthermore, a Scale Self-Attention Refinement (SAR) module is designed to augment the perception of defect areas, thereby refining the detection of subtle edges. Experimental results on two wafer-defect datasets collected from real production lines demonstrate that D2Seg outperforms the compared methods, achieving mIoU values of 94.12% and 87.97% and mPA values of 95.83% and 91.29%, respectively. These results demonstrate the robustness and effectiveness of the proposed method for detecting surface defects on patterned wafers, particularly in identifying small defects and producing precise edge segmentation.","PeriodicalId":451,"journal":{"name":"IEEE Transactions on Semiconductor Manufacturing","volume":"39 3","pages":"453-463"},"PeriodicalIF":2.5000,"publicationDate":"2026-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Semiconductor Manufacturing","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/11503444/","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"2026/3/1 0:00:00","PubModel":"Epub","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

Optical inspection of surface defects on patterned wafers plays a crucial role in yield management and control within advanced semiconductor manufacturing. Although several vision-based approaches have been proposed for this challenging task, they often struggle with fine edge segmentation, sensitivity to noise, and limited generalization to unseen defect types. To address these issues, we propose a novel dual-image-based segmentation network, termed D2Seg, for high-precision wafer surface defect inspection. The framework operates in two stages. First, a Backbone Reinforcement (BR) strategy is introduced to enhance the encoder’s robustness under low-contrast conditions, thereby improving the extraction of high-quality features. Second, a Siamese encoder-decoder architecture is designed to learn discriminative representations by comparing paired images, thereby enabling accurate defect-boundary segmentation and improved generalization. Specifically, we propose a Neighbor Feature Aggregation (NFA) module to achieve efficient and robust cross-scale and cross-location correlation modeling, along with high-level feature enhancement. Additionally, a set of Difference Information Extraction (DIE) modules is integrated to capture defect-related features at multiple scales, encouraging the network to suppress non-defect invariants while highlighting defect regions. Furthermore, a Scale Self-Attention Refinement (SAR) module is designed to augment the perception of defect areas, thereby refining the detection of subtle edges. Experimental results on two wafer-defect datasets collected from real production lines demonstrate that D2Seg outperforms the compared methods, achieving mIoU values of 94.12% and 87.97% and mPA values of 95.83% and 91.29%, respectively. These results demonstrate the robustness and effectiveness of the proposed method for detecting surface defects on patterned wafers, particularly in identifying small defects and producing precise edge segmentation.
基于双图像差分交错语义分割网络的半导体晶圆表面缺陷精确检测
在先进的半导体制造中,图形晶圆表面缺陷的光学检测在良率管理和控制中起着至关重要的作用。尽管已经提出了几种基于视觉的方法来完成这一具有挑战性的任务,但它们经常与精细的边缘分割、对噪声的敏感性以及对未见缺陷类型的有限泛化相斗争。为了解决这些问题,我们提出了一种新的基于双图像的分割网络,称为D2Seg,用于高精度晶圆表面缺陷检测。该框架分两个阶段运行。首先,引入主干增强(Backbone Reinforcement, BR)策略,增强编码器在低对比度条件下的鲁棒性,从而提高高质量特征的提取;其次,设计了Siamese编码器-解码器架构,通过比较成对图像来学习判别表示,从而实现准确的缺陷边界分割和改进的泛化。具体来说,我们提出了一个邻居特征聚合(NFA)模块,以实现高效和鲁棒的跨尺度和跨位置相关建模,以及高层次的特征增强。此外,集成了一组差分信息提取(DIE)模块,在多个尺度上捕获缺陷相关的特征,鼓励网络在突出缺陷区域的同时抑制非缺陷不变量。此外,设计了一个尺度自注意细化(SAR)模块来增强对缺陷区域的感知,从而改进对细微边缘的检测。在实际生产线上采集的两组晶圆缺陷数据集上的实验结果表明,D2Seg方法优于对比方法,mIoU值分别为94.12%和87.97%,mPA值分别为95.83%和91.29%。这些结果证明了所提出的方法在检测图像化晶圆表面缺陷方面的鲁棒性和有效性,特别是在识别小缺陷和产生精确的边缘分割方面。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
IEEE Transactions on Semiconductor Manufacturing
IEEE Transactions on Semiconductor Manufacturing 工程技术-工程:电子与电气
CiteScore
5.20
自引率
11.10%
发文量
101
审稿时长
3.3 months
期刊介绍: The IEEE Transactions on Semiconductor Manufacturing addresses the challenging problems of manufacturing complex microelectronic components, especially very large scale integrated circuits (VLSI). Manufacturing these products requires precision micropatterning, precise control of materials properties, ultraclean work environments, and complex interactions of chemical, physical, electrical and mechanical processes.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信
小红书