{"title":"Mitigation of Buffer Trap Induced Current Collapse in Quaternary Double Channel Graded-Barrier InAlGaN/GaN HEMTs","authors":"Shivansh Awasthi;Vikas Kumar;Ankur Gupta","doi":"10.1109/TDMR.2026.3683329","DOIUrl":null,"url":null,"abstract":"In this work, the current collapse (CC) behavior and reliability improvement of a double-channel graded-barrier high electron mobility transistor (DCGB HEMT) employing an InAlGaN-based quaternary top barrier are investigated using numerical simulations. The proposed DCGB architecture enhances gate electrostatic control and carrier confinement while suppressing buffer-trap induced dispersion. Compared with conventional single-channel (SC) HEMTs, the DCGB HEMT exhibits an improved drain current (I<inline-formula> <tex-math>${}_{\\mathrm {D}}$ </tex-math></inline-formula>) of approximately 0.3 A/mm. Current collapse is significantly reduced, as quantified by an improved post-stress recovery ratio (PSR<inline-formula> <tex-math>${}^{2}$ </tex-math></inline-formula>) of ~0.98 compared with ~0.80 in SC devices, corresponding to a reduction in current collapse of over 20%. This improvement is attributed to the formation of a volumetric three-dimensional electron gas (3DEG), which effectively screens the channel from Fe-related buffer trap charging. Transient drain-lag analysis further reveals faster recovery dynamics, with reduced trapping time constants extracted from exponential fitting of the transient response. These results provide design insight for dispersion-resilient GaN HEMTs targeting high-power RF, 6G power amplifier (PA), and space applications.","PeriodicalId":448,"journal":{"name":"IEEE Transactions on Device and Materials Reliability","volume":"26 2","pages":"577-584"},"PeriodicalIF":2.7000,"publicationDate":"2026-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Device and Materials Reliability","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/11480202/","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"2026/4/13 0:00:00","PubModel":"Epub","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0
Abstract
In this work, the current collapse (CC) behavior and reliability improvement of a double-channel graded-barrier high electron mobility transistor (DCGB HEMT) employing an InAlGaN-based quaternary top barrier are investigated using numerical simulations. The proposed DCGB architecture enhances gate electrostatic control and carrier confinement while suppressing buffer-trap induced dispersion. Compared with conventional single-channel (SC) HEMTs, the DCGB HEMT exhibits an improved drain current (I${}_{\mathrm {D}}$ ) of approximately 0.3 A/mm. Current collapse is significantly reduced, as quantified by an improved post-stress recovery ratio (PSR${}^{2}$ ) of ~0.98 compared with ~0.80 in SC devices, corresponding to a reduction in current collapse of over 20%. This improvement is attributed to the formation of a volumetric three-dimensional electron gas (3DEG), which effectively screens the channel from Fe-related buffer trap charging. Transient drain-lag analysis further reveals faster recovery dynamics, with reduced trapping time constants extracted from exponential fitting of the transient response. These results provide design insight for dispersion-resilient GaN HEMTs targeting high-power RF, 6G power amplifier (PA), and space applications.
期刊介绍:
The scope of the publication includes, but is not limited to Reliability of: Devices, Materials, Processes, Interfaces, Integrated Microsystems (including MEMS & Sensors), Transistors, Technology (CMOS, BiCMOS, etc.), Integrated Circuits (IC, SSI, MSI, LSI, ULSI, ELSI, etc.), Thin Film Transistor Applications. The measurement and understanding of the reliability of such entities at each phase, from the concept stage through research and development and into manufacturing scale-up, provides the overall database on the reliability of the devices, materials, processes, package and other necessities for the successful introduction of a product to market. This reliability database is the foundation for a quality product, which meets customer expectation. A product so developed has high reliability. High quality will be achieved because product weaknesses will have been found (root cause analysis) and designed out of the final product. This process of ever increasing reliability and quality will result in a superior product. In the end, reliability and quality are not one thing; but in a sense everything, which can be or has to be done to guarantee that the product successfully performs in the field under customer conditions. Our goal is to capture these advances. An additional objective is to focus cross fertilized communication in the state of the art of reliability of electronic materials and devices and provide fundamental understanding of basic phenomena that affect reliability. In addition, the publication is a forum for interdisciplinary studies on reliability. An overall goal is to provide leading edge/state of the art information, which is critically relevant to the creation of reliable products.