Sample-Efficient Modeling and Optimization of High-Dimensional Semiconductor Processes Using Output-Augmented Gaussian Process Regression and Dynamic Bayesian Optimization

IF 2.5 3区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC
Om Maheshwari;Nihar R. Mohapatra
{"title":"Sample-Efficient Modeling and Optimization of High-Dimensional Semiconductor Processes Using Output-Augmented Gaussian Process Regression and Dynamic Bayesian Optimization","authors":"Om Maheshwari;Nihar R. Mohapatra","doi":"10.1109/TSM.2026.3683804","DOIUrl":null,"url":null,"abstract":"Semiconductor process modeling in early stages of process development is challenging due to limited availability of the data, high dimensionality of inputs and outputs, and chamber-to-chamber (C2C) variations. This paper presents a unified ‘OGE’ framework combining Output Augmented Modeling (OAM) to Gaussian Process Regression (GPR), with Ensemble Feature Removal (EFR) to address these issues. EFR robustly eliminates weak predictors across multiple validation trials, while OAM recursively enhances model accuracy by incorporating high-performing outputs as auxiliary inputs. The resulting multi-input single-output models are stitched into a multi-output structure and optimized using Dynamic Bayesian Optimization to meet target specifications. Applied to four semiconductor process datasets with up to 100 input features and fewer than 85 samples, the proposed approach consistently outperforms conventional techniques, demonstrating improved generalization, interpretability, and robustness to C2C variations. The framework provides actionable insights for process tuning and is well-suited for data-driven optimization in early-stage semiconductor manufacturing.","PeriodicalId":451,"journal":{"name":"IEEE Transactions on Semiconductor Manufacturing","volume":"39 2","pages":"266-273"},"PeriodicalIF":2.5000,"publicationDate":"2026-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Semiconductor Manufacturing","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/11481181/","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"2026/4/14 0:00:00","PubModel":"Epub","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

Semiconductor process modeling in early stages of process development is challenging due to limited availability of the data, high dimensionality of inputs and outputs, and chamber-to-chamber (C2C) variations. This paper presents a unified ‘OGE’ framework combining Output Augmented Modeling (OAM) to Gaussian Process Regression (GPR), with Ensemble Feature Removal (EFR) to address these issues. EFR robustly eliminates weak predictors across multiple validation trials, while OAM recursively enhances model accuracy by incorporating high-performing outputs as auxiliary inputs. The resulting multi-input single-output models are stitched into a multi-output structure and optimized using Dynamic Bayesian Optimization to meet target specifications. Applied to four semiconductor process datasets with up to 100 input features and fewer than 85 samples, the proposed approach consistently outperforms conventional techniques, demonstrating improved generalization, interpretability, and robustness to C2C variations. The framework provides actionable insights for process tuning and is well-suited for data-driven optimization in early-stage semiconductor manufacturing.
基于输出增广高斯过程回归和动态贝叶斯优化的高维半导体过程样本高效建模与优化
由于数据的可用性有限、输入和输出的高维以及室到室(C2C)的变化,在工艺开发的早期阶段的半导体工艺建模是具有挑战性的。本文提出了一个统一的“OGE”框架,将输出增强建模(OAM)与高斯过程回归(GPR)结合起来,并使用集成特征去除(EFR)来解决这些问题。EFR稳健地消除了多个验证试验中的弱预测因子,而OAM通过将高性能输出作为辅助输入递归地提高了模型的准确性。所得到的多输入单输出模型被缝合成一个多输出结构,并使用动态贝叶斯优化来优化以满足目标规格。应用于四个半导体工艺数据集,最多有100个输入特征和少于85个样本,所提出的方法始终优于传统技术,证明了改进的泛化、可解释性和对C2C变化的鲁棒性。该框架为过程调整提供了可操作的见解,非常适合早期半导体制造中的数据驱动优化。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
IEEE Transactions on Semiconductor Manufacturing
IEEE Transactions on Semiconductor Manufacturing 工程技术-工程:电子与电气
CiteScore
5.20
自引率
11.10%
发文量
101
审稿时长
3.3 months
期刊介绍: The IEEE Transactions on Semiconductor Manufacturing addresses the challenging problems of manufacturing complex microelectronic components, especially very large scale integrated circuits (VLSI). Manufacturing these products requires precision micropatterning, precise control of materials properties, ultraclean work environments, and complex interactions of chemical, physical, electrical and mechanical processes.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信
小红书