A 58.9–73.7-GHz Quadrature Dual-Core Class-F₃,₅ Oscillator With Tail-Assisted Implicit Quintupling

IF 2 Q3 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE
IEEE Solid-State Circuits Letters Pub Date : 2026-01-01 Epub Date: 2026-06-03 DOI:10.1109/LSSC.2026.3699799
Yevhenii Mormul;Patchara Sawakewang;Sayan Kumar;Chawin Khongprasongsiri;Teerachot Siriburanon;Robert Bogdan Staszewski
{"title":"A 58.9–73.7-GHz Quadrature Dual-Core Class-F₃,₅ Oscillator With Tail-Assisted Implicit Quintupling","authors":"Yevhenii Mormul;Patchara Sawakewang;Sayan Kumar;Chawin Khongprasongsiri;Teerachot Siriburanon;Robert Bogdan Staszewski","doi":"10.1109/LSSC.2026.3699799","DOIUrl":null,"url":null,"abstract":"We introduce a new class-F3,5 oscillator topology that enables quadrature operation by duplicating a conventional class-F3 oscillator core and electromagnetically coupling the two cores through a pair of additional coils feeding source terminals of the <inline-formula> <tex-math>$g_{m}$ </tex-math></inline-formula> transistors. The coupling network enhances the fifth-harmonic component, enabling efficient extraction and quadrature operation across the 58.9–73.7-GHz mm-wave frequency range (22.6%). Fabricated in 22 nm FD-SOI, the class-F3,5 oscillator achieves an average phase noise of –124.4 dBc/Hz at a 10 MHz offset, resulting in 188/195 dB FoM/FoMT.","PeriodicalId":13032,"journal":{"name":"IEEE Solid-State Circuits Letters","volume":"9 ","pages":"198-201"},"PeriodicalIF":2.0000,"publicationDate":"2026-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=11550156","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Solid-State Circuits Letters","FirstCategoryId":"1085","ListUrlMain":"https://ieeexplore.ieee.org/document/11550156/","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"2026/6/3 0:00:00","PubModel":"Epub","JCR":"Q3","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0

Abstract

We introduce a new class-F3,5 oscillator topology that enables quadrature operation by duplicating a conventional class-F3 oscillator core and electromagnetically coupling the two cores through a pair of additional coils feeding source terminals of the $g_{m}$ transistors. The coupling network enhances the fifth-harmonic component, enabling efficient extraction and quadrature operation across the 58.9–73.7-GHz mm-wave frequency range (22.6%). Fabricated in 22 nm FD-SOI, the class-F3,5 oscillator achieves an average phase noise of –124.4 dBc/Hz at a 10 MHz offset, resulting in 188/195 dB FoM/FoMT.
58.9 - 73.7 ghz正交双核f类₃,₅振荡器,带有尾辅助隐式五倍器
我们介绍了一种新的f3,5类振荡器拓扑结构,通过复制传统的f3类振荡器核心,并通过一对额外的线圈馈送$g_{m}$晶体管的源端,将两个核心电磁耦合,从而实现正交运算。耦合网络增强了五次谐波分量,实现了58.9 - 73.7 ghz毫米波频率范围(22.6%)的高效提取和正交操作。f3,5类振荡器采用22 nm FD-SOI制造,在10 MHz偏移时平均相位噪声为-124.4 dBc/Hz,产生188/195 dB FoM/FoM。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
IEEE Solid-State Circuits Letters
IEEE Solid-State Circuits Letters Engineering-Electrical and Electronic Engineering
CiteScore
4.30
自引率
3.70%
发文量
52
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信
小红书