Multi-Scale Adaptive Inspection Framework for Voids in MOSFETs

IF 2.5 3区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC
Huankang Tang;Weibin Li;Jianghua Nie;Wenzhao Liang;Nian Cai;Jian Chen
{"title":"Multi-Scale Adaptive Inspection Framework for Voids in MOSFETs","authors":"Huankang Tang;Weibin Li;Jianghua Nie;Wenzhao Liang;Nian Cai;Jian Chen","doi":"10.1109/TSM.2025.3604212","DOIUrl":null,"url":null,"abstract":"During reflow soldering, Metal-Oxide- Semiconductor Field-Effect Transistors (MOSFETs) are prone to internal voids. A high void ratio for a MOSFET significantly affects its electrical performance to further decrease the reliability and lifespan of the electronic device. In this article, a multi-scale adaptive inspection framework is proposed to inspect internal voids in MOSFETs through X-ray imaging. First, a location-aware vertex detection scheme is utilized to detect the transistor region possibly involving the voids, which makes full advantages of the neighborhood grayscale distributions of the transistor region vertices. Then, after the detected transistor region is preprocessed and divided into several patches, coarse-to-fine void inspection is performed on the patches for void inspection. Specifically, a multi-scale scheme is proposed for coarse void inspection to identify whether the patches involve the potential voids, in which an identification function is defined by integrating the constructed multi-scale radial decaying weight matrix and a fitting metric to characterize the patches. An adaptive thresholding scheme is proposed to finely inspect the voids in the MOSFETs, in which the segmentation threshold model is constructed based on grayscale distributions of the MOSFET X-ray images. Finally, the void ratio is calculated according to the detected transistor and the voids. Experimental results indicate that the proposed framework achieves better inspection performance for voids in MOSFETs than some existing methods at the speed of 0.812s per MOSFET, with an average Dice of 0.8852, an Accuracy of 97.11%, and an F1-score of 0.9819.","PeriodicalId":451,"journal":{"name":"IEEE Transactions on Semiconductor Manufacturing","volume":"38 4","pages":"826-839"},"PeriodicalIF":2.5000,"publicationDate":"2025-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Semiconductor Manufacturing","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/11145236/","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"2025/8/29 0:00:00","PubModel":"Epub","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

During reflow soldering, Metal-Oxide- Semiconductor Field-Effect Transistors (MOSFETs) are prone to internal voids. A high void ratio for a MOSFET significantly affects its electrical performance to further decrease the reliability and lifespan of the electronic device. In this article, a multi-scale adaptive inspection framework is proposed to inspect internal voids in MOSFETs through X-ray imaging. First, a location-aware vertex detection scheme is utilized to detect the transistor region possibly involving the voids, which makes full advantages of the neighborhood grayscale distributions of the transistor region vertices. Then, after the detected transistor region is preprocessed and divided into several patches, coarse-to-fine void inspection is performed on the patches for void inspection. Specifically, a multi-scale scheme is proposed for coarse void inspection to identify whether the patches involve the potential voids, in which an identification function is defined by integrating the constructed multi-scale radial decaying weight matrix and a fitting metric to characterize the patches. An adaptive thresholding scheme is proposed to finely inspect the voids in the MOSFETs, in which the segmentation threshold model is constructed based on grayscale distributions of the MOSFET X-ray images. Finally, the void ratio is calculated according to the detected transistor and the voids. Experimental results indicate that the proposed framework achieves better inspection performance for voids in MOSFETs than some existing methods at the speed of 0.812s per MOSFET, with an average Dice of 0.8852, an Accuracy of 97.11%, and an F1-score of 0.9819.
mosfet的多尺度自适应检测框架
在回流焊接过程中,金属氧化物半导体场效应晶体管(mosfet)容易出现内部空洞。对于MOSFET来说,高空穴比会显著影响其电气性能,从而进一步降低电子器件的可靠性和寿命。本文提出了一种多尺度自适应检测框架,通过x射线成像检测mosfet的内部空隙。首先,利用位置感知顶点检测方案,充分利用晶体管区域顶点的邻域灰度分布,对可能涉及空洞的晶体管区域进行检测;然后,对检测到的晶体管区域进行预处理,将其划分为多个贴片,对贴片进行从粗到细的空穴检测。具体而言,提出了一种多尺度粗糙空洞检测方案,通过对构建的多尺度径向衰减权矩阵和拟合度量进行积分,定义识别函数来识别斑块是否存在潜在空洞。提出了一种基于MOSFET x射线图像灰度分布构造分割阈值模型的自适应阈值分割方案,以精细检测MOSFET中的空洞。最后,根据被检测晶体管和空穴计算空穴比。实验结果表明,该框架对MOSFET的空洞检测速度为0.812s / MOSFET,平均Dice为0.8852,准确率为97.11%,f1分数为0.9819。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
IEEE Transactions on Semiconductor Manufacturing
IEEE Transactions on Semiconductor Manufacturing 工程技术-工程:电子与电气
CiteScore
5.20
自引率
11.10%
发文量
101
审稿时长
3.3 months
期刊介绍: The IEEE Transactions on Semiconductor Manufacturing addresses the challenging problems of manufacturing complex microelectronic components, especially very large scale integrated circuits (VLSI). Manufacturing these products requires precision micropatterning, precise control of materials properties, ultraclean work environments, and complex interactions of chemical, physical, electrical and mechanical processes.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信
小红书