Zhicheng Zhu , Youbao Ni , Xuezhou Yu , Changbao Huang , Haixin Wu , Qianqian Hu , Huabei Qi , Ya Li , Guojin Liu , Ping Yu , Weihao Chen , Qingli Zhang
{"title":"Numerical and experimental investigation of CdTe crystal growth assisted by a thermal–shielding ring for stable interface control","authors":"Zhicheng Zhu , Youbao Ni , Xuezhou Yu , Changbao Huang , Haixin Wu , Qianqian Hu , Huabei Qi , Ya Li , Guojin Liu , Ping Yu , Weihao Chen , Qingli Zhang","doi":"10.1016/j.mssp.2025.110059","DOIUrl":null,"url":null,"abstract":"<div><div>Cadmium telluride (CdTe) has been widely applied in nuclear radiation detection and infrared optoelectronics. However, twins and grain boundaries formed during growth remain a critical limitation for large–scale application, due to their impact on crystal yield and production cost. In this study, we present a simple and effective approach to stabilize a slightly convex solid–liquid interface by introducing a thermal–shielding ring (TS–ring) into the thermal gradient zone of a Vertical Bridgman furnace. Numerical simulations were conducted to optimize the TS–ring geometry, and crystal growth experiments were performed for validation. The resulting CdTe single crystal exhibited large volumes free of twins and grain boundaries. X–ray rocking curve revealed the full width at half maximum of the as–grown CdTe crystal is around 0.05°. Infrared transmittance reached 65 %–68 %, the etch pit density was below 3 × 10<sup>4</sup> cm<sup>−2</sup>, and the resistivity reached 4.3 × 10<sup>7</sup> Ω cm. These results demonstrate that stabilizing a slightly convex interface via the TS–ring is an effective strategy for improving the quality and yield of CdTe single crystals.</div></div>","PeriodicalId":18240,"journal":{"name":"Materials Science in Semiconductor Processing","volume":"201 ","pages":"Article 110059"},"PeriodicalIF":4.6000,"publicationDate":"2025-09-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Materials Science in Semiconductor Processing","FirstCategoryId":"5","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S1369800125007966","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0
Abstract
Cadmium telluride (CdTe) has been widely applied in nuclear radiation detection and infrared optoelectronics. However, twins and grain boundaries formed during growth remain a critical limitation for large–scale application, due to their impact on crystal yield and production cost. In this study, we present a simple and effective approach to stabilize a slightly convex solid–liquid interface by introducing a thermal–shielding ring (TS–ring) into the thermal gradient zone of a Vertical Bridgman furnace. Numerical simulations were conducted to optimize the TS–ring geometry, and crystal growth experiments were performed for validation. The resulting CdTe single crystal exhibited large volumes free of twins and grain boundaries. X–ray rocking curve revealed the full width at half maximum of the as–grown CdTe crystal is around 0.05°. Infrared transmittance reached 65 %–68 %, the etch pit density was below 3 × 104 cm−2, and the resistivity reached 4.3 × 107 Ω cm. These results demonstrate that stabilizing a slightly convex interface via the TS–ring is an effective strategy for improving the quality and yield of CdTe single crystals.
期刊介绍:
Materials Science in Semiconductor Processing provides a unique forum for the discussion of novel processing, applications and theoretical studies of functional materials and devices for (opto)electronics, sensors, detectors, biotechnology and green energy.
Each issue will aim to provide a snapshot of current insights, new achievements, breakthroughs and future trends in such diverse fields as microelectronics, energy conversion and storage, communications, biotechnology, (photo)catalysis, nano- and thin-film technology, hybrid and composite materials, chemical processing, vapor-phase deposition, device fabrication, and modelling, which are the backbone of advanced semiconductor processing and applications.
Coverage will include: advanced lithography for submicron devices; etching and related topics; ion implantation; damage evolution and related issues; plasma and thermal CVD; rapid thermal processing; advanced metallization and interconnect schemes; thin dielectric layers, oxidation; sol-gel processing; chemical bath and (electro)chemical deposition; compound semiconductor processing; new non-oxide materials and their applications; (macro)molecular and hybrid materials; molecular dynamics, ab-initio methods, Monte Carlo, etc.; new materials and processes for discrete and integrated circuits; magnetic materials and spintronics; heterostructures and quantum devices; engineering of the electrical and optical properties of semiconductors; crystal growth mechanisms; reliability, defect density, intrinsic impurities and defects.