Shikha Kumari , Pierre Brosselard , Dominique Planson , P. Vigneshwara Raja
{"title":"Modified TCAD simulation approach for 4H-SiC JBS diode to investigate electron trapping effects","authors":"Shikha Kumari , Pierre Brosselard , Dominique Planson , P. Vigneshwara Raja","doi":"10.1016/j.microrel.2025.115876","DOIUrl":null,"url":null,"abstract":"<div><div>A modified TCAD approach is developed for 4H-SiC junction barrier Schottky (JBS) diode by placing distinct contacts to the Schottky barrier diode (SBD) and PN junction regions. Like reality, if a common metal contact with work function is specified for top electrode, TCAD model simulates back-to-back serially connected metal/p<sup>+</sup>-type Schottky and PN junction characteristics at the PN regions. Hence, the conventional contact definition simulates only the SBD characteristics with the reduced active area, while PN junctions remain inactive. Using modified contact strategy, the simulated forward I-V is matched with the measurements, and the SBD and PN diode current components are disassociated. The peak electric field occurs at the PN junction during reverse bias; however, reverse current is entirely caused by SBD tunneling current, thereby realizing the typical JBS diode operation. Trap-assisted tunneling (TAT) current induced by omnipresent electron traps (E<sub>C</sub> – 0.19 eV, E<sub>C</sub> – 0.65 eV, and E<sub>C</sub> – 1.65 eV) in 4H-SiC is explored for JBS diodes. The reverse I-V is eventually validated using non-local tunneling model. The TCAD simulations are extended to investigate the electron trapping effects on the I-V properties with increasing trap concentrations. Consequently, the trapping-induced changes in the internal device parameters are probed to correlate with the macroscopic variation in the diode characteristics.</div></div>","PeriodicalId":51131,"journal":{"name":"Microelectronics Reliability","volume":"173 ","pages":"Article 115876"},"PeriodicalIF":1.9000,"publicationDate":"2025-07-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Microelectronics Reliability","FirstCategoryId":"5","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S0026271425002896","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0
Abstract
A modified TCAD approach is developed for 4H-SiC junction barrier Schottky (JBS) diode by placing distinct contacts to the Schottky barrier diode (SBD) and PN junction regions. Like reality, if a common metal contact with work function is specified for top electrode, TCAD model simulates back-to-back serially connected metal/p+-type Schottky and PN junction characteristics at the PN regions. Hence, the conventional contact definition simulates only the SBD characteristics with the reduced active area, while PN junctions remain inactive. Using modified contact strategy, the simulated forward I-V is matched with the measurements, and the SBD and PN diode current components are disassociated. The peak electric field occurs at the PN junction during reverse bias; however, reverse current is entirely caused by SBD tunneling current, thereby realizing the typical JBS diode operation. Trap-assisted tunneling (TAT) current induced by omnipresent electron traps (EC – 0.19 eV, EC – 0.65 eV, and EC – 1.65 eV) in 4H-SiC is explored for JBS diodes. The reverse I-V is eventually validated using non-local tunneling model. The TCAD simulations are extended to investigate the electron trapping effects on the I-V properties with increasing trap concentrations. Consequently, the trapping-induced changes in the internal device parameters are probed to correlate with the macroscopic variation in the diode characteristics.
期刊介绍:
Microelectronics Reliability, is dedicated to disseminating the latest research results and related information on the reliability of microelectronic devices, circuits and systems, from materials, process and manufacturing, to design, testing and operation. The coverage of the journal includes the following topics: measurement, understanding and analysis; evaluation and prediction; modelling and simulation; methodologies and mitigation. Papers which combine reliability with other important areas of microelectronics engineering, such as design, fabrication, integration, testing, and field operation will also be welcome, and practical papers reporting case studies in the field and specific application domains are particularly encouraged.
Most accepted papers will be published as Research Papers, describing significant advances and completed work. Papers reviewing important developing topics of general interest may be accepted for publication as Review Papers. Urgent communications of a more preliminary nature and short reports on completed practical work of current interest may be considered for publication as Research Notes. All contributions are subject to peer review by leading experts in the field.