One-Ferroelectric-Tunnel-FET-Based Reconfigurable Logic Gates

IF 2.9 2区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC
Jaemin Yeom;Minjeong Ryu;Jae Seung Woo;Jin Wook Lee;Seonggeun Kim;Seungwon Go;Sangwan Kim;Woo Young Choi
{"title":"One-Ferroelectric-Tunnel-FET-Based Reconfigurable Logic Gates","authors":"Jaemin Yeom;Minjeong Ryu;Jae Seung Woo;Jin Wook Lee;Seonggeun Kim;Seungwon Go;Sangwan Kim;Woo Young Choi","doi":"10.1109/TED.2025.3561710","DOIUrl":null,"url":null,"abstract":"A novel reconfigurable logic gate (RLG) utilizing one ferroelectric tunnel field-effect transistor (FeTFET) is proposed for the first time. By leveraging the symmetric ambipolar current of the TFET and the minor loop behavior of the ferroelectric, <sc>nand/or/xnor/imp/rimp</small> operations are performed within a single FeTFET, enabling logic-in-memory (LiM) with high area efficiency. It is demonstrated that two inputs can be programmed in two steps, and the type of logic operation can be changed by simply altering the read voltage. The proposed FeTFET-based RLGs consume >99% lower operation energy than FeFET-based ones.","PeriodicalId":13092,"journal":{"name":"IEEE Transactions on Electron Devices","volume":"72 6","pages":"3302-3306"},"PeriodicalIF":2.9000,"publicationDate":"2025-04-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Electron Devices","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10978880/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

A novel reconfigurable logic gate (RLG) utilizing one ferroelectric tunnel field-effect transistor (FeTFET) is proposed for the first time. By leveraging the symmetric ambipolar current of the TFET and the minor loop behavior of the ferroelectric, nand/or/xnor/imp/rimp operations are performed within a single FeTFET, enabling logic-in-memory (LiM) with high area efficiency. It is demonstrated that two inputs can be programmed in two steps, and the type of logic operation can be changed by simply altering the read voltage. The proposed FeTFET-based RLGs consume >99% lower operation energy than FeFET-based ones.
基于单铁电隧道场效应晶体管的可重构逻辑门
首次提出了一种利用铁电隧道场效应晶体管(FeTFET)的新型可重构逻辑门(RLG)。通过利用fet的对称双极电流和铁电的小环路行为,nand/or/xnor/imp/rimp操作在单个fet内完成,实现了具有高面积效率的内存逻辑(LiM)。结果表明,两个输入可以分两步编程,并且可以通过简单地改变读取电压来改变逻辑运算的类型。所提出的基于场效应晶体管的RLGs比基于场效应晶体管的RLGs能耗低约99%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
IEEE Transactions on Electron Devices
IEEE Transactions on Electron Devices 工程技术-工程:电子与电气
CiteScore
5.80
自引率
16.10%
发文量
937
审稿时长
3.8 months
期刊介绍: IEEE Transactions on Electron Devices publishes original and significant contributions relating to the theory, modeling, design, performance and reliability of electron and ion integrated circuit devices and interconnects, involving insulators, metals, organic materials, micro-plasmas, semiconductors, quantum-effect structures, vacuum devices, and emerging materials with applications in bioelectronics, biomedical electronics, computation, communications, displays, microelectromechanics, imaging, micro-actuators, nanoelectronics, optoelectronics, photovoltaics, power ICs and micro-sensors. Tutorial and review papers on these subjects are also published and occasional special issues appear to present a collection of papers which treat particular areas in more depth and breadth.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信